Principal AE, Serdes Design IP

Cadence

San Jose (CA)

On-site

USD 127,000 - 237,000

Full time

2 days ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Job summary

Cadence in San Jose, CA is seeking a Principal Applications Engineer for Serdes Design IP to architect interface solutions across PCIe, CXL, Ethernet and USB, and to showcase IP performance.

You will lead pre-sales engagements, author technical notes, and collaborate with sales, marketing and R&D to win opportunities while mentoring teams. This role emphasizes customer-facing leadership and deep protocol knowledge.

Qualifications

  • BS in EE/CE or related field with 15+ years of relevant experience or MS in EE/CE or equivalent with 10+ years of relevant work experience
  • Solid experience in one or more high speed interface protocols – PCIe, CXL, UCIe, Ethernet, USB, MIPI, 224G, 112G
  • Strong leadership and pre-sales/account management skills with excellent presentation and communication abilities

Responsibilities

  • Technical presales and configuration of High-Speed Interface IP, including PCIe, CXL and Ethernet PHY and Controllers
  • Present Cadence’s IP portfolio and capabilities to prospective customers
  • Serve as a product expert in digital controller and PHY IPs and protocols
  • Work closely with IP Sales staff, marketing and R&D teams to win opportunities
  • Demonstrating IP Performance at industry events and to prospective customers
  • Provide quick-turn product specific technical support to customers, field teams, architects and designers
  • Write application notes and articles for internal and/or external publication
  • Travel to customer sites may be required occasionally

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Title
Principal Applications Engineer, Serdes Design IP
Location: San Jose, CA
Job Description

The Cadence IP team develops industry leading IPs that enable customers in a variety of markets - from the endpoint to the edge to the cloud. At Cadence we’re helping set the standard on IP products that get integrated in SoCs that power the world’s Data Centers, Automobiles, Cloud and Wireless Systems. We offer amazing opportunities to grow, no matter where you are in your career.

We are growing our Serdes Applications team and we are looking for smart, energetic, collaborative and creative people to help us lead the industry with our IP products. At Cadence, we believe in embracing diverse ideas and striving for excellence in all that we do. Do you want to make a difference and be challenged? Join the High-Performance Culture at Cadence.

As a Principal Applications Engineer, you will use your knowledge of different high-speed interface standards such as PCIe, CXL, Ethernet and USB to architect interface solutions for customers using Cadence Serdes IP and showcase the performance of the IP. You will also define internal processes and lead initiatives to improve team productivity and grow the IP business. This is a customer facing role that offers the benefit of both technical growth and business skill development. You will be part of the Technical Field Organization helping educate customers and providing solutions to them using our Serdes IP portfolio. Our serial interface PHY and controller IPs are used in data centers, mobile devices, automobiles and consumer devices.

Responsibilities Include
  • Technical presales and configuration of High-Speed Interface IP, including PCIe, CXL and Ethernet PHY and Controllers
  • Present Cadence’s IP portfolio and capabilities to prospective customers
  • Serve as a product expert in digital controller and PHY IPs and protocols
  • Work closely with IP Sales staff, marketing and R&D teams to win opportunities
  • Demonstrating IP Performance at industry events and to prospective customers
  • Provide quick-turn product specific technical support to customers, field teams, architects and designers
  • Write application notes and articles for internal and/or external publication
  • Travel to customer sites may be required occasionally
Qualifications
  • BS in EE, CE or related equivalent with 15+ years of relevant work experience or MS in EE, CE or equivalent with 10+ years of relevant work experience
  • Solid experience in one or more high speed interface protocols – PCIe, CXL, UCIe, Ethernet, USB, MIPI, 224G, 112G
  • Strong knowledge of PHY and/or controllers for one or more high speed interface protocols
  • Individual leadership and initiative to manage pre-sales accounts
  • Excellent presentation skills and verbal/written communication skills is a must
Nice To Have
  • Lab validation and demo setup skills
  • Experience on high‑speed interface controller and/or PHY verification
  • Knowledge of AXI and PIPE interface protocols
  • Working knowledge of high‑speed interface PHY

The annual salary range for California is $127,400 to $236,600. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal AE, Serdes Design IP
Principal AE, Serdes Design IP

Cadence Design Systems • San Jose (CA)

On-site
USD 127,000 - 237,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental and vision plans
+1
High Speed Interface Protocols, Sr Application Engineer
High Speed Interface Protocols, Sr Application Engineer

Cadence Design Systems • San Jose (CA)

Hybrid
USD 84,000 - 156,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental and vision options
+1
High Speed PHY FW Engineer
High Speed PHY FW Engineer

Cadence • San Jose (CA)

On-site
USD 101,500 - 188,500
SerDes IP Systems Engineering Director
SerDes IP Systems Engineering Director

Cadence • San Jose (CA)

On-site
USD 179,000 - 332,000
Bonus
Equity
Benefits
Senior Serdes IP Applications Engineer - High-Speed Interfaces
Senior Serdes IP Applications Engineer - High-Speed Interfaces

Cadence • San Jose (CA)

On-site
USD 127,000 - 237,000
Sr Principal Engineer -SIPI
Sr Principal Engineer -SIPI

Cadence Design Systems • San Jose (CA)

Hybrid
USD 154,000 - 286,000
401(k) match
Employee stock purchase plan
Medical/Dental/Vision coverage
Principal Analog I.C Engineer
Principal Analog I.C Engineer

Cadence • San Jose (CA)

On-site
USD 137,000 - 254,000
401(k) match
Employee stock purchase plan
Medical, dental, and vision plans
+2
Sr Principal Design Engineer
Sr Principal Design Engineer

Cadence • San Jose (CA)

On-site
USD 154,000 - 286,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Principal Serdes Applications Engineer, IP Solutions
Principal Serdes Applications Engineer, IP Solutions

Cadence Design Systems • San Jose (CA)

On-site
USD 127,000 - 237,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental and vision plans
+1
Sr IP Sales Executive II
Sr IP Sales Executive II

Cadence • San Jose (CA)

On-site
USD 223,000 - 372,000