Principal Serdes Applications Engineer, IP Solutions

Cadence Design Systems

San Jose (CA)

On-site

USD 127,000 - 237,000

Full time

3 days ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Benefits offered by this job

401(k) plan with employer match
Employee stock purchase plan
Medical, dental and vision plans
Paid vacation and holidays

Job summary

Cadence Design Systems in San Jose, CA seeks a Principal Applications Engineer to architect Serdes IP solutions and lead customer-facing engagements. You will apply deep knowledge of PCIe, CXL, Ethernet and USB interfaces to design high-performance Serdes IP configurations, demonstrate capabilities, and support opportunities with the sales team.

You will mentor junior engineers, collaborate with R&D and field teams, and contribute to white papers and technical publications.

Qualifications

  • BS in EE, CE or related equivalent with 15+ years of relevant work experience
  • Solid experience in one or more high speed interface protocols - PCIe, CXL, UCIe, Ethernet, USB, MIPI, 224G, 112G
  • Strong knowledge of PHY and/or controllers for one or more high speed interface protocols
  • Individual leadership and initiative to manage pre-sales accounts
  • Excellent presentation skills and verbal/written communication skills is a must

Responsibilities

  • Technical presales and configuration of High-Speed Interface IP, including PCIe, CXL and Ethernet PHY and Controllers
  • Present Cadences IP portfolio and capabilities to prospective customers
  • Serve as a product expert in digital controller and PHY IPs and protocols
  • Work closely with IP Sales staff, marketing and R&D teams to win opportunities
  • Demonstrating IP Performance at industry events and to prospective customers
  • Provide quick-turn product specific technical support to customers, field teams, architects and designers
  • Write application notes and articles for internal and/or external publication
  • Travel to customer sites may be required occasionally

Skills

PCIe
CXL
UCIe
Ethernet
USB
MIPI
224G
112G

Education

BS in EE, CE or related equivalent
MS in EE, CE or equivalent

Job description

Cadence Design Systems in San Jose, CA seeks a Principal Applications Engineer to architect Serdes IP solutions and lead customer-facing engagements. You will apply deep knowledge of PCIe, CXL, Ethernet and USB interfaces to design high-performance Serdes IP configurations, demonstrate capabilities, and support opportunities with the sales team.

You will mentor junior engineers, collaborate with R&D and field teams, and contribute to white papers and technical publications.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal AE, Serdes Design IP
Principal AE, Serdes Design IP

Cadence Design Systems • San Jose (CA)

On-site
USD 127,000 - 237,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental and vision plans
+1
Director, SerDes IP Systems Engineering
Director, SerDes IP Systems Engineering

Cadence Design Systems • San Jose (CA)

On-site
USD 179,000 - 332,000
SerDes Applications Engineer - High-Speed Ethernet & PCIe
SerDes Applications Engineer - High-Speed Ethernet & PCIe

Broadcom Inc. • San Jose (CA)

On-site
USD 121,000 - 195,000
Medical benefits
Equity opportunities
Bonus potential
Director of PCIe Applications Engineering
Director of PCIe Applications Engineering

Synopsys, Inc. • Sunnyvale (CA)

On-site
USD 180,000 - 240,000
Firmware Engineer – High-Speed SERDES IP (Equity)
Firmware Engineer – High-Speed SERDES IP (Equity)

Cadence • Mount Royal (NJ)

On-site
USD 120,000 - 180,000
Senior High-Speed Interfaces Applications Engineer (Pre-Sales)
Senior High-Speed Interfaces Applications Engineer (Pre-Sales)

Cadence Design Systems • San Jose (CA)

Hybrid
USD 84,000 - 156,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental and vision options
+1
High-Speed PHY Firmware Engineer — C/C++/Python, Equity
High-Speed PHY Firmware Engineer — C/C++/Python, Equity

Cadence Design Systems • San Jose (CA)

On-site
USD 101,500 - 188,500
Senior Principal Mixed-Signal Design Engineer (SerDes IP)
Senior Principal Mixed-Signal Design Engineer (SerDes IP)

Cadence • San Jose (CA)

On-site
USD 154,000 - 286,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Principal SerDes Design Engineer
Principal SerDes Design Engineer

Celero Communications, Inc. • Irvine (CA)

On-site
USD 150,000 - 250,000
Senior Principal SI/PI Engineer - High-Speed SerDes
Senior Principal SI/PI Engineer - High-Speed SerDes

Cadence Design Systems • San Jose (CA)

Hybrid
USD 154,000 - 286,000
401(k) match
Employee stock purchase plan
Medical/Dental/Vision coverage