Package Design Engineer - Signal and Power Integrity (TERADYNE, North Reading, MA)

Teradyne

North Reading (MA)

Sur place

USD 111 000 - 178 000

Plein temps

Il y a 9 jours

Obtenez une réponse de cet employeur

Votre CV et votre lettre de motivation, adaptés exactement à ce que l’employeur recherche.

Passez les filtres ATS

Avantages offerts par ce poste

Discretionary bonus
Comprehensive benefits
Tuition assistance programs

Résumé du poste

Teradyne is seeking a Package Design Engineer with an electrical engineering foundation to support our advanced measurement ASIC products in the Semiconductor Test Division. You will work across chip, package, board interconnects, and collaborate with ASIC, PCB, thermal, mechanical, and supplier teams to develop analysis approaches and practical design solutions.

Candidates should have a BSEE and 2+ years in semiconductor packaging or high-speed hardware, with experience in signal integrity,

Qualifications

  • BSEE or closely related electrical engineering discipline.
  • 2+ years in semiconductor packaging, high-speed hardware, signal integrity, or related field.
  • Working knowledge of EM/ transmission-line fundamentals, impedance control, reflections, crosstalk, and power-distribution concepts.
  • Experience with time-domain and frequency-domain analysis, S-parameters, circuit simulation, or EM field solvers.
  • Familiarity with package and PCB design concepts, fabrication, and design-for-manufacture considerations.

Responsabilités

  • Support ASIC package signal and power integrity development, including stackup evaluation and escape planning.
  • Develop and review package/PCB layout constraints for high-speed links and interfaces.
  • Apply EM and transmission-line principles to evaluate interconnects in time and frequency domains.
  • Build, review, and document simulation models (insertion loss, return loss, crosstalk, eye diagrams).
  • Plan and support PDN analysis, including impedance, decoupling, and transient droop.
  • Collaborate with ASIC/PCB/thermal/mechanical teams and suppliers to mitigate risks.
  • Contribute to design-for-manufacture/assembly reviews for substrates and PCBs.
  • Prepare design-review materials, analysis summaries, and requirements.

Connaissances

Signal integrity
Power integrity
High-speed signaling
PCB design
Collaborative teamwork
Analytical skills

Formation

Bachelor of Science in Electrical Engineering (BSEE)

Outils

Cadence tools
Ansys
HFSS
SPICE
Python
MATLAB
VNA

Description du poste

We are the global test and automation specialists, powering next-generation technologies through sophisticated solutions. Behind every electronic device you use, Teradyne's test technology ensures your device works right the first time, every time! Our portfolio of automation solutions help manufacturers to develop and deliver products quickly, efficiently and cost-effectively. Together, Teradyne companies deliver manufacturing automation across industries and applications around the world!

We attract, develop, and retain a high-performance workforce, comprised of people with diverse backgrounds and a shared drive for excellence. We strive to foster a positive and inclusive work environment that helps employees, and communities, thrive.

Our Purpose

TERADYNE, where experience meets innovation and driving excellence in every connection. We are fueled by creativity and diversity of thought and in our workforce. Our employees are supported to innovate and learn something new every day.

We cultivate a culture of inclusion for all employees that respects their individual strengths, views, and experiences. We believe that our differences enable us to be a better team – one that makes better decisions, drives innovation and delivers better business results.

Opportunity Overview

Teradyne is seeking a Package Design Engineer with an electrical engineering foundation and developing experience in signal integrity, power integrity, package design, or high-speed hardware development to support advanced measurement ASIC products within the Semiconductor Test Division.

This role contributes to the physical realization of complex RF, analog, digital, and mixed-signal ASIC products across the chip, package, board, socket, fixture, and system interconnect environment.

Working under limited direction and in collaboration with experienced package, SI/PI, thermal, mechanical, ASIC, PCB, manufacturing, and supplier teams, the Package Design Engineer will independently develop analysis approaches for assigned work, provide practical solutions to difficult package design problems, and contribute to design decisions whose accuracy can materially affect project cost and schedule.

  • Support ASIC package signal and power integrity development, including package stackup evaluation, bump and BGA escape planning, return-path control, power-delivery partitioning, and package-to-board co-design.
  • Develop and review package and PCB layout constraints for high-speed serial links, clocks, DUT I/O, power rails, and sensitive analog or mixed-signal interfaces while balancing electrical performance, manufacturability, reliability, cost, and schedule.
  • Apply electromagnetic and transmission-line principles to evaluate package, board, socket, connector, interposer, and fixture interconnects in the time and frequency domains.
  • Build, review, and document simulation models for insertion loss, return loss, crosstalk, mode conversion, skew, impedance discontinuities, resonances, eye behavior, and power-distribution performance.
  • Support package-level power-distribution-network analysis, including target impedance, decoupling strategy, DC IR drop, current density, transient droop or noise, and plane or cavity resonance.
  • Participate in thermal and mechanical co-design reviews addressing heat-flow paths, material and stackup choices, thermal-interface materials, package warpage and coplanarity, CTE interaction, stress, attachment methods, and package-to-board interfaces.
  • Collaborate with ASIC design, PCB design, thermal, mechanical, test, characterization, manufacturing, procurement, quality, EDA tool teams, and external package and PCB suppliers to identify and close assigned technical risks.
  • Contribute to design-for-manufacture and design-for-assembly reviews for package substrates and PCBs.
  • Plan and support simulation-to-hardware correlation using S-parameters, VNA, TDR/TDT, high-speed oscilloscopes, probes, fixtures, and coupon structures under guidance from senior engineers.
  • Prepare clear design-review materials, analysis summaries, requirements, constraints, model documentation, and action-item closure evidence.
All About You

We seek individuals who share our passion and determination. Our commitment to customer success drives us to go the extra mile. If you are ready to join us in this mission, take a closer look at the minimum criteria for the position.

  • Bachelor of Science in Electrical Engineering (BSEE) or a closely related electrical engineering discipline required.
  • Two or more years of relevant engineering experience in semiconductor packaging, high-speed digital or mixed-signal hardware, signal integrity, power integrity, PCB design, package design, modeling, validation, or a related field.
  • Working knowledge of electromagnetic field and transmission-line fundamentals, impedance control, reflections, crosstalk, return paths, high-speed signaling, and power-distribution concepts.
  • Experience or coursework using time-domain and frequency-domain analysis methods, S-parameters, circuit simulation, or electromagnetic field solvers.
  • Familiarity with package and PCB design concepts, fabrication, assembly, and design-for-manufacture considerations.
  • Experience with Cadence tools preferred; experience with Ansys, HyperLynx, ADS, HFSS, SPICE, or comparable tools is also relevant.
  • Familiarity with IBIS, IBIS-AMI, or SPICE-class models preferred.
  • Experience using laboratory equipment such as a VNA, TDR/TDT, or high-speed oscilloscope preferred.
  • Strong analytical, diagnostic, organizational, written communication, and presentation skills.
  • Programming or automation experience with Python, Tcl, MATLAB, Perl, C/C++, C#, Visual Basic, or similar tools is preferred.
Compensation And Benefits

Compensation: The base salary range for this role is $111,300-$178,200. This range is a good faith estimate, and the amount of base salary will correspond with experience and skill set. This range can also fluctuate depending on demand and location.

Incentive Plan: This job is eligible for discretionary bonus(es) based on financial performance.

Benefits: Teradyne offers a variety of robust health and well-being benefit programs, including medical, dental, vision, Flexible Spending Accounts, retirement savings plans, life and disability insurance, paid vacation & holidays, tuition assistance programs, and more.

Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

Sr. Packaging Engineer (TERADYNE, North Reading, MA)
Sr. Packaging Engineer (TERADYNE, North Reading, MA)

Teradyne • North Reading (MA)

Sur place
USD 175 000 - 281 000
Package Design Engineer - Signal and Power Integrity
Package Design Engineer - Signal and Power Integrity

Teradyne • North Reading (MA)

Sur place
USD 111 000 - 178 000
Senior Signal/Power Integrity Engineer, (Teradyne, North Reading, MA)
Senior Signal/Power Integrity Engineer, (Teradyne, North Reading, MA)

Teradyne • North Reading (MA)

Sur place
USD 141 000 - 226 000
Package Design Engineer - Signal & Power Integrity
Package Design Engineer - Signal & Power Integrity

Teradyne • North Reading (MA)

Sur place
USD 111 000 - 178 000
Principal Hardware Engineer (Teradyne, North Reading, MA)
Principal Hardware Engineer (Teradyne, North Reading, MA)

Teradyne • Massachusetts

Sur place
USD 156 000 - 249 000
Senior Signal/Power Integrity Engineer, (Teradyne, North Reading, MA)
Senior Signal/Power Integrity Engineer, (Teradyne, North Reading, MA)

Teradyne • Reading (MA)

Sur place
USD 141 000 - 226 000
Health benefits
Dental insurance
Vision benefits
+5
Sr. Analog Design Engineer (TERADYNE, Agoura Hills, CA)
Sr. Analog Design Engineer (TERADYNE, Agoura Hills, CA)

Teradyne • Agoura Hills (CA)

Sur place
USD 155 000 - 248 000
Health benefits
Discretionary bonus plan
Package Design Engineer: Signal & Power Integrity
Package Design Engineer: Signal & Power Integrity

Teradyne • North Reading (MA)

Sur place
USD 111 000 - 178 000
Discretionary bonus
Comprehensive benefits
Tuition assistance programs
ASIC Verification Engineer (TERADYNE, North Reading, MA)
ASIC Verification Engineer (TERADYNE, North Reading, MA)

Teradyne • North Reading (MA)

Sur place
USD 123 000 - 197 000
RTL Design Engineer (TERADYNE, North Reading, MA)
RTL Design Engineer (TERADYNE, North Reading, MA)

Teradyne • Reading (MA)

Sur place
USD 123 000 - 197 000
Health and well-being benefits
Medical, dental, vision coverage
Flexible Spending Accounts
+4