Package Design Engineer - Signal & Power Integrity

Teradyne

North Reading (MA)

Sur place

USD 111 000 - 178 000

Plein temps

Il y a 12 jours

Une candidature complète en une minute

Un CV et une lettre de motivation personnalisés, prêts à envoyer.

Passez les filtres ATS

Résumé du poste

Teradyne in North Reading, MA is seeking a Package Design Engineer with an electrical engineering foundation and experience in signal integrity, power integrity, and high-speed hardware development to support measurement ASIC products within the Semiconductor Test Division.

You will work with ASIC, PCB, thermal, mechanical, and supplier teams to develop analysis approaches, create models, and contribute to design decisions affecting cost and schedule.

Qualifications

  • Bachelor of Science in Electrical Engineering required.
  • 2+ years in semiconductor packaging or high-speed hardware.
  • Strong knowledge of electromagnetic and transmission-line fundamentals.
  • Experience with time-domain and frequency-domain analysis.
  • Familiarity with Cadence; other tools like Ansys/HFSS/SPICE is a plus.

Responsabilités

  • Support ASIC package SI/PI development and board co-design.
  • Develop and review package/PCB layout constraints for high-speed links.
  • Apply EM and transmission-line principles to evaluate interconnects.
  • Build and document simulation models for insertion loss, crosstalk, eye diagrams.
  • Plan and support thermal/mechanical co-design reviews.
  • Collaborate with cross-functional teams to close risks.
  • Prepare design-review materials and evidence.

Connaissances

Signal integrity
Power integrity
Package design
High-speed PCB
VNA / TDR
Python / MATLAB
Team collaboration

Formation

Bachelor of Science in Electrical Engineering

Outils

Cadence
Ansys
HFSS
SPICE
HyperLynx
IBIS/IBIS-AMI
Lab equipment

Description du poste

Teradyne in North Reading, MA is seeking a Package Design Engineer with an electrical engineering foundation and experience in signal integrity, power integrity, and high-speed hardware development to support measurement ASIC products within the Semiconductor Test Division.

You will work with ASIC, PCB, thermal, mechanical, and supplier teams to develop analysis approaches, create models, and contribute to design decisions affecting cost and schedule.

Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

Package Design Engineer: Signal & Power Integrity
Package Design Engineer: Signal & Power Integrity

Teradyne • North Reading (MA)

Sur place
USD 111 000 - 178 000
Discretionary bonus
Comprehensive benefits
Tuition assistance programs
Senior Packaging Engineer: SI/PI for High-Speed ATE
Senior Packaging Engineer: SI/PI for High-Speed ATE

Teradyne • North Reading (MA)

Sur place
USD 175 000 - 281 000
Package Design Engineer - Signal and Power Integrity
Package Design Engineer - Signal and Power Integrity

Teradyne • North Reading (MA)

Sur place
USD 111 000 - 178 000
Package Design Engineer - Signal and Power Integrity (TERADYNE, North Reading, MA)
Package Design Engineer - Signal and Power Integrity (TERADYNE, North Reading, MA)

Teradyne • North Reading (MA)

Sur place
USD 111 000 - 178 000
Discretionary bonus
Comprehensive benefits
Tuition assistance programs
Sr. Packaging Engineer (TERADYNE, North Reading, MA)
Sr. Packaging Engineer (TERADYNE, North Reading, MA)

Teradyne • North Reading (MA)

Sur place
USD 175 000 - 281 000
Senior Signal & Power Integrity Engineer - High-Speed SI/PI
Senior Signal & Power Integrity Engineer - High-Speed SI/PI

Teradyne • North Reading (MA)

Sur place
USD 141 000 - 226 000
Senior Hardware Engineer: High-Speed PCB & SI/PI
Senior Hardware Engineer: High-Speed PCB & SI/PI

Teradyne • North Reading (MA)

Sur place
USD 120 000 - 190 000
Senior SI/PI Engineer - High-Speed PCB Focus
Senior SI/PI Engineer - High-Speed PCB Focus

Teradyne • Reading (MA)

Sur place
USD 141 000 - 226 000
Health benefits
Dental insurance
Vision benefits
+5
Remote Signal & Power Integrity Tech Lead - ASIC Packaging
Remote Signal & Power Integrity Tech Lead - ASIC Packaging

Cisco • West Des Moines (IA)

Hybride
USD 214 000 - 310 000
Principal SI/PI Design Engineer — High‑Speed Packaging
Principal SI/PI Design Engineer — High‑Speed Packaging

USA Tech Recruit • New Jersey

Sur place
USD 110 000 - 140 000