New Grad ASIC Physical Design Engineer — Netlist & Timing Focus

NVIDIA Corporation

Santa Clara, Northern (CA, KY)

Hybrid

USD 116,000 - 219,000

Full time

14 days+
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Job summary

NVIDIA seeks an ASIC Physical Design Engineer, Netlisting to join a dynamic, growing team in Santa Clara, CA. You will contribute to high-frequency and low-power CPUs, GPUs, and SoCs at block, cluster, or full-chip levels, focusing on netlist quality and verification processes.

The role requires advanced degrees or equivalent experience, strong knowledge of formal verification, RTL design, and scripting skills. Competitive salary and equity are offered.

Qualifications

  • Master's or PhD degree in Electrical or Computer Engineering or equivalent experience.
  • Shown knowledge in logic equivalence checking/Formal Verification required from RTL to tapeout with industry-standard tools.
  • Understanding of hardware architecture and hands-on skills in RTL/logic design for timing closure.
  • Experience in clock-domain-crossing checking, MTBF analysis, either with EDA tools or in-house tools.
  • Background with logic synthesis at either block or full-chip level, at project execution and/or flow development.
  • In-depth knowledge of industry standard EDA tools in related fields.
  • Experience in programming and scripting languages, such as, Perl, TCL, Make, Python, etc.

Responsibilities

  • Drive physical design of high-frequency and low-power CPUs, GPUs, SoCs at block/cluster/full-chip level.
  • Focus on netlist-related tasks: equivalence checking, clock-domain crossing, MTBF analysis, and synthesis quality checks.
  • Assist in ECO generation and implementation.

Skills

Logic equivalence checking
RTL/logic design
Clock-domain-crossing analysis
MTBF analysis
Programming/scripting (Perl, TCL, Make
Hardware architecture understanding
Formal verification

Education

Master's or PhD in Electrical or Computer Engineering

Tools

Synopsys
Cadence

Job description

NVIDIA seeks an ASIC Physical Design Engineer, Netlisting to join a dynamic, growing team in Santa Clara, CA. You will contribute to high-frequency and low-power CPUs, GPUs, and SoCs at block, cluster, or full-chip levels, focusing on netlist quality and verification processes.

The role requires advanced degrees or equivalent experience, strong knowledge of formal verification, RTL design, and scripting skills. Competitive salary and equity are offered.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Physical Design & Netlisting Engineer | Equity Eligible
ASIC Physical Design & Netlisting Engineer | Equity Eligible

NVIDIA • United States

On-site
USD 116,000 - 190,000
Equity
Benefits package
Senior ASIC Netlisting & Physical Design Engineer
Senior ASIC Netlisting & Physical Design Engineer

NVIDIA • Austin (TX)

On-site
USD 136,000 - 264,500
Equity
Benefits
NVIDIA ASIC Physical Design Engineer New Grad - Netlisting · Austin, TX, Santa Clara, CA ASIC Physical Design Engineer New Grad - Netlisting New Grad Austin, TX, Santa Clara, CA 3mo ago
NVIDIA ASIC Physical Design Engineer New Grad - Netlisting · Austin, TX, Santa Clara, CA ASIC Physical Design Engineer New Grad - Netlisting New Grad Austin, TX, Santa Clara, CA 3mo ago

NVIDIA Corporation • Santa Clara (CA), Northern (KY)

Hybrid
USD 116,000 - 219,000
ASIC Physical Design Engineer - New Grad 2026 (Equity)
ASIC Physical Design Engineer - New Grad 2026 (Equity)

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 116,000 - 219,000
Equity
Benefits
New Grad ASIC Design Engineer – GPU/SoC, Equity Eligible
New Grad ASIC Design Engineer – GPU/SoC, Equity Eligible

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 110,000 - 190,000
Equity
Benefits
Senior ASIC Physical Design Engineer, Netlisting
Senior ASIC Physical Design Engineer, Netlisting

NVIDIA • Austin (TX)

On-site
USD 136,000 - 265,000
Equity
Benefits
New Grad ASIC Design Engineer: GPU/SoC Impact
New Grad ASIC Design Engineer: GPU/SoC Impact

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 100,000 - 190,000
Equity
Benefits
Entry-Level CPU ASIC Design Engineer — Equity
Entry-Level CPU ASIC Design Engineer — Equity

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 100,000 - 189,750
Equity
Benefits
Senior ASIC Timing & Physical Design Engineer (Equity)
Senior ASIC Timing & Physical Design Engineer (Equity)

NVIDIA • Westford (MA)

On-site
USD 168,000 - 311,000
Equity compensation
Benefits
ASIC Physical Design Engineer, Netlisting - New College Grad 2026
ASIC Physical Design Engineer, Netlisting - New College Grad 2026

NVIDIA • United States

On-site
USD 116,000 - 190,000
Equity
Benefits package