Memory Quality & Reliability Engineer — Silicon Certification (Hybrid)

Intel

Hillsboro (OR)

Hybrid

USD 156,000 - 220,000

Full time

6 days ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Job summary

Intel Corporation is seeking an experienced Memory Quality and Reliability Engineer to drive post-silicon memory characterization, certification, and technology readiness activities for SRAM, Register File, and fuse array technologies. You will help improve certification methodologies, analyze large silicon datasets, and develop predictive models to guide technology deployment and PDK releases.

You will collaborate with Design, Device Engineering, PDE, and Yield teams to transform silicon

Qualifications

  • 2+ years of hands-on memory testing.
  • 2+ years of quantitative analysis of large-scale memory/semiconductor data using statistical methods.
  • 2+ years of hands-on experience using JMP and Python for data analysis, statistical modeling, automation, or data visualization.

Responsibilities

  • Plan and execute SRAM, RF, and/or Fuse technology certification supporting development milestones.
  • Define and maintain certification methodologies, test strategies, and readiness requirements for memory array.
  • Drive memory array characterization across operating conditions to evaluate Vmin, Vmax, aging, variability, and margins.
  • Analyze silicon characterization data to identify performance gaps, failure signatures, and risks.
  • Develop silicon-based Vccmin and Vmax predictive models for certification, PDK releases, and product guidance.
  • Perform silicon-to-simulation correlation assessments and investigate discrepancies between measured silicon and design predictions.
  • Collaborate with Yield, Design, Device Engineering, PDE, Defect Rel and FIFA teams to define root-cause hypotheses and improvement recommendations.
  • Generate certification reports, readiness assessments, and risk projections for technology deployment decisions.
  • Present technical findings to engineering leadership, program teams, and customers.

Skills

Memory testing
Statistical analysis
Python
JMP
SQL

Education

Ph.D. in Electrical Engineering/related
M.S. in Electrical Engineering/related

Tools

JMP
Python
SQL

Job description

Intel Corporation is seeking an experienced Memory Quality and Reliability Engineer to drive post-silicon memory characterization, certification, and technology readiness activities for SRAM, Register File, and fuse array technologies. You will help improve certification methodologies, analyze large silicon datasets, and develop predictive models to guide technology deployment and PDK releases.

You will collaborate with Design, Device Engineering, PDE, and Yield teams to transform silicon

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Memory Quality & Reliability Engineer — Post-Silicon Certification
Memory Quality & Reliability Engineer — Post-Silicon Certification

Intel • Folsom (CA)

Hybrid
USD 156,000 - 220,000
Memory Quality & Reliability Engineer — SRAM/RF Certification
Memory Quality & Reliability Engineer — SRAM/RF Certification

Intel • Santa Clara (CA)

Hybrid
USD 156,000 - 220,000
TD Memory Quality and Reliability Engineer
TD Memory Quality and Reliability Engineer

Intel • Folsom (CA)

Hybrid
USD 156,000 - 220,000
TD Memory Quality and Reliability Engineer
TD Memory Quality and Reliability Engineer

Intel • Santa Clara (CA)

Hybrid
USD 156,000 - 220,000
TD Memory Quality and Reliability Engineer
TD Memory Quality and Reliability Engineer

Intel • Hillsboro (OR)

Hybrid
USD 156,000 - 220,000
Hybrid Memory Circuit Design Engineer | PPA Innovator
Hybrid Memory Circuit Design Engineer | PPA Innovator

Intel Corporation • Austin (TX), Northern (KY)

Hybrid
USD 164,000 - 269,000
Stock bonuses
Health benefits
Retirement plan
+1
Memory IO Validation Engineer (Hybrid)
Memory IO Validation Engineer (Hybrid)

Intel • Hillsboro (OR)

Hybrid
USD 191,000 - 269,000
Stock bonuses
Health benefits
Hybrid work model
High-Performance CPU SRAM Design & Layout Engineer
High-Performance CPU SRAM Design & Layout Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 148,000 - 222,000
Memory Design Engineer - DRAM & Silicon Validation
Memory Design Engineer - DRAM & Silicon Validation

Micron Technology, Inc • Boise (ID)

On-site
USD 90,000 - 120,000
High-Performance SRAM Design and Layout Engineer
High-Performance SRAM Design and Layout Engineer

Qualcomm • Santa Clara (CA), Northern (KY)

Hybrid
USD 148,000 - 222,000