Memory Packaging Engineer — Drive Next-Gen High-BW Packages

Apple Inc.

Santa Clara (CA)

On-site

USD 129,300 - 225,300

Full time

14 days+
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Job summary

Apple Inc. in Santa Clara, CA is seeking a Memory Packaging Engineer to architect memory solutions powering high-performance hardware.

You will guide package roadmaps, collaborate with internal teams, and own the product lifecycle from concept through qualification. The ideal candidate has a bachelor's degree in a related field; advanced degrees and 3+ years in high-density memory packaging, wirebond/flip-chip experience, and solid reliability know-how are preferred.

Qualifications

  • Bachelor's degree in a relevant field required.
  • MS or PhD preferred with 3+ years in package design and assembly process development.

Responsibilities

  • Determine next-generation memory package architecture and select technologies.
  • Collaborate with electrical, mechanical, and thermal teams to solve integration challenges.

Skills

Memory packaging
Cross-functional collaboration
Communication
Reliability testing

Education

Bachelor's degree in a related field
MS or PhD preferred

Job description

Apple Inc. in Santa Clara, CA is seeking a Memory Packaging Engineer to architect memory solutions powering high-performance hardware.

You will guide package roadmaps, collaborate with internal teams, and own the product lifecycle from concept through qualification. The ideal candidate has a bachelor's degree in a related field; advanced degrees and 3+ years in high-density memory packaging, wirebond/flip-chip experience, and solid reliability know-how are preferred.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Memory Packaging Engineer
Memory Packaging Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 129,300 - 225,300
Lead Memory Package Design Engineer
Lead Memory Package Design Engineer

Micron Technology, Inc. • Boise (ID)

On-site
USD 120,000 - 180,000
Medical, Dental, Vision
Paid time off
Paid holidays
Packaging Assembly Engineer
Packaging Assembly Engineer

Apple Inc. • Austin (TX)

On-site
USD 100,000 - 130,000
Senior IC Packaging Engineer — Innovate for High‑Volume Modules
Senior IC Packaging Engineer — Innovate for High‑Volume Modules

Apple Inc. • San Francisco (CA)

On-site
USD 185,000 - 325,000
Lead Memory Packaging Engineer – High-Speed DRAM & HVM
Lead Memory Packaging Engineer – High-Speed DRAM & HVM

Micron Technology • Boise (ID)

On-site
USD 100,000 - 130,000
Medical, dental, and vision plans
Paid time-off and holidays
Paid family leave
Packaging Engineer
Packaging Engineer

Apple Inc. • San Francisco (CA)

On-site
USD 185,000 - 325,000
IC Package Design Engineer
IC Package Design Engineer

Apple Inc. • Austin (TX)

On-site
USD 90,000 - 130,000
IC Packaging Engineer - 2.5D/3D SoC Lead
IC Packaging Engineer - 2.5D/3D SoC Lead

Apple Inc. • Santa Clara (CA)

On-site
USD 143,000 - 265,000
Senior IC Package & Module Integration Engineer
Senior IC Package & Module Integration Engineer

Apple Inc. • San Francisco (CA)

On-site
USD 184,700 - 324,800
Package Integration Engineer
Package Integration Engineer

Apple Inc. • San Francisco (CA)

On-site
USD 184,700 - 324,800