Lead Memory Package Design Engineer

Micron Technology, Inc.

Boise (ID)

On-site

USD 120,000 - 180,000

Full time

14 days+
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Medical, Dental, Vision
Paid time off
Paid holidays

Job summary

Micron Technology, Inc. is seeking a Senior Package Design Engineer to lead advanced memory packaging initiatives.

You will drive floorplanning, high-density routing, and package layouts from concept through high-volume manufacturing, partnering with silicon teams, OSATs, and supply chains. You will leverage SI/PI simulations, optimize substrate stack-ups, and guide DFMEAups to ensure robust, scalable designs for AI, data center, and edge applications.

Qualifications

  • Bachelor's degree in Electrical/Mechanical/Materials Science or related field; 5+ years of semiconductor package design experience
  • Master's degree +3 years in semiconductor package design preferred
  • Hands-on proficiency with advanced package EDA tools (Cadence Allegro Package Designer+, Cadence Integrity 3D-IC, Siemens/Mentor Xpedition)

Responsibilities

  • Lead floorplanning, high-density routing, placement and package layout for advanced memory packages
  • Define substrate stack-ups, wire bond and flip chip interconnect schemes, BEOL/RDL flows
  • Drive design decisions with SI/PI simulations and feasibility studies

Skills

Package design
EDA tools
Flip chip interconnects
BEOL/RDL flows
OSAT collaboration
DFMEA

Education

Bachelor's degree in Electrical Engineering
Master's degree (preferred) in EE/related

Tools

Cadence Allegro Package Designer+
Cadence Integrity 3D-IC
Siemens/Mentor Xpedition

Job description

Micron Technology, Inc. is seeking a Senior Package Design Engineer to lead advanced memory packaging initiatives.

You will drive floorplanning, high-density routing, and package layouts from concept through high-volume manufacturing, partnering with silicon teams, OSATs, and supply chains. You will leverage SI/PI simulations, optimize substrate stack-ups, and guide DFMEAups to ensure robust, scalable designs for AI, data center, and edge applications.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Lead Memory Packaging Engineer – High-Speed DRAM & HVM
Lead Memory Packaging Engineer – High-Speed DRAM & HVM

Micron Technology • Boise (ID)

On-site
USD 100,000 - 130,000
Medical, dental, and vision plans
Paid time-off and holidays
Paid family leave
Senior/Staff/Principal Package Design Engineer
Senior/Staff/Principal Package Design Engineer

Micron Technology • Boise (ID)

On-site
USD 100,000 - 130,000
Medical, dental, and vision plans
Paid time-off and holidays
Paid family leave
Early-Career IC Package Layout Engineer: Innovate in Memory
Early-Career IC Package Layout Engineer: Innovate in Memory

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 65,000 - 95,000
Medical, dental and vision plans
Robust paid time-off
Paid holidays
+1
Senior High-Speed Layout Architect for Memory Interfaces
Senior High-Speed Layout Architect for Memory Interfaces

1000 Micron Technology, Inc. • San Jose (CA)

On-site
USD 202,000 - 344,000
Medical, dental, and vision plans
Bonus and equity
Paid time off and holidays
Lead DRAM Design Engineer – Memory Architect
Lead DRAM Design Engineer – Memory Architect

Micron Technology, Inc. • Boise (ID)

On-site
USD 120,000 - 180,000
Senior/Staff/Principal Package Design Engineer
Senior/Staff/Principal Package Design Engineer

Micron Technology, Inc. • Boise (ID)

On-site
USD 120,000 - 180,000
Medical, Dental, Vision
Paid time off
Paid holidays
Global Director, DRAM Packaging & 3D Integration
Global Director, DRAM Packaging & 3D Integration

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 250,000 - 350,000
Medical plans
Dental plans
Vision plans
+3
Lead HBM Physical Design Engineer
Lead HBM Physical Design Engineer

Micron Technology • Richardson (TX)

On-site
USD 140,000 - 210,000
Medical, Dental & Vision
Paid time off
Paid holidays
+1
Senior Memory Design Engineer: HBM & DRAM Innovation
Senior Memory Design Engineer: HBM & DRAM Innovation

Micron Technology, Inc • Richardson (TX)

On-site
USD 120,000 - 160,000
Principal Engineer, Advanced DRAM Process Integration
Principal Engineer, Advanced DRAM Process Integration

Micron • Boise (ID)

On-site
USD 140,000 - 190,000
Medical, dental & vision plans
Paid time off & holidays
Income protection programs