Low-Power SOC Flow Engineer – AI/ML Driven

Apple Inc.

Cupertino (CA)

On-site

USD 147,400 - 272,100

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Comprehensive medical and dental coverage
Retirement benefits
Employee stock purchasing program
Educational reimbursement
Discounted products and services

Job summary

A leading technology company in Cupertino is seeking a talented individual for a role in low-power chip design. You will craft innovative solutions to complex challenges in collaboration with the Silicon Engineering Power team, leveraging AI and machine learning to develop tools that enhance power efficiency. The ideal candidate will have a bachelor’s degree, at least 3 years of experience in the semiconductor industry, and a solid understanding of VLSI designs. Attractive compensation includes a competitive salary, benefits, and stock options.

Qualifications

  • 3+ years of experience in the semiconductor industry.
  • Solid understanding of SOC design processes.
  • Familiarity with low‑power design techniques is a plus.

Responsibilities

  • Develop tools for low‑power design workflows.
  • Innovate solutions using AI and machine learning.
  • Collaborate with design teams to enhance methodologies.

Skills

Flow development
AI/ML methodologies
VLSI designs
Scripting languages (Python/Perl/TCL)
Software testing and development methodologies

Education

Bachelor’s degree in a relevant field

Job description

A leading technology company in Cupertino is seeking a talented individual for a role in low-power chip design. You will craft innovative solutions to complex challenges in collaboration with the Silicon Engineering Power team, leveraging AI and machine learning to develop tools that enhance power efficiency. The ideal candidate will have a bachelor’s degree, at least 3 years of experience in the semiconductor industry, and a solid understanding of VLSI designs. Attractive compensation includes a competitive salary, benefits, and stock options.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

AI-Driven Low-Power SoC Flow Engineer
AI-Driven Low-Power SoC Flow Engineer

Apple Inc. • San Diego (CA)

On-site
USD 120,000 - 170,000
SoC Power Flow Methodology Engineer
SoC Power Flow Methodology Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 147,400 - 272,100
Comprehensive medical and dental coverage
Retirement benefits
Employee stock purchasing program
+2
SoC Power Flow Methodology Engineer
SoC Power Flow Methodology Engineer

Apple Inc. • San Diego (CA)

On-site
USD 120,000 - 170,000
Senior Wireless SoC Design Engineer (Low-Power)
Senior Wireless SoC Design Engineer (Low-Power)

Microchip Technology Inc • Chandler (AZ)

On-site
USD 91,000 - 232,000
Competitive base pay
Restricted stock units
Quarterly bonus payments
+3
AI-First Silicon Engineer: Design & Automate Chip Workflows
AI-First Silicon Engineer: Design & Automate Chip Workflows

Cognichip • Redwood City (CA)

Hybrid
USD 100,000 - 140,000
SoC Power Optimization Engineer — Automation & ML
SoC Power Optimization Engineer — Automation & ML

Apple Inc. • Cupertino (CA)

Hybrid
USD 150,000 - 278,000
Senior Low-Power SoC/ASIC Design Engineer
Senior Low-Power SoC/ASIC Design Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 176,300 - 264,500
Competitive salary
Annual discretionary bonus program
Annual RSU grants
Low-Power ASIC Power Engineer for Wireless SoCs
Low-Power ASIC Power Engineer for Wireless SoCs

Apple Inc. • Sunnyvale (CA)

On-site
USD 122,000 - 184,000
Relocation assistance
Bonuses/commission potential
Employee stock programs
+2
Low-Power ASIC Design Engineer for SoC & IP
Low-Power ASIC Design Engineer for SoC & IP

Anysilicon • Sunnyvale (CA)

Hybrid
USD 140,000 - 210,000
Low-Power Physical Design Engineer (7nm+)
Low-Power Physical Design Engineer (7nm+)

Apple Inc. • Cupertino (CA)

Hybrid
USD 174,000 - 225,000