SoC Power Flow Methodology Engineer

Apple Inc.

San Diego (CA)

On-site

USD 120,000 - 170,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Apple Inc. in San Diego invites you to join the Low Power group in Silicon Technologies to help craft low-power flow algorithms using AI/ML for next-generation chips. You will develop automated tools and validate power analysis workflows across RTL, synthesis, and P&R stages.

Ideal candidates have a bachelor's degree and 3+ years in VLSI/SOC design, proficiency in Python/Perl/TCL, and a passion for hardware-software co-design and cutting-edge verification.

Qualifications

  • Bachelor's degree with at least 3 years of relevant industry experience.
  • Strong grasp of VLSI and SOC design processes.
  • Experience in scripting and leveraging AI/ML to innovate low-power flows and toolchains.

Responsibilities

  • Develop flows and tools for power analysis, optimization, and verification integrated into RTL, synthesis, and P&R.
  • Architect, implement, and validate automated low-power design workflows.
  • Collaborate with design teams to address issues and ensure adoption of new methodologies.
  • Leverage AI tooling to create innovative solutions and improve existing flows.

Skills

VLSI design
SOC design processes
Python/Perl/TCL scripting
AI/ML for design
Software testing

Education

Bachelor's degree in relevant field

Tools

Python
Perl
TCL

Job description

Are you passionate about crafting solutions to intricate challenges? Join the Low Power groupat Silicon Technologies and contribute to the development of cutting-edge technology andcapabilities for low-power chip design. Your work will fuel Apple’s next-generation chips!Responsible for developing and improving low-power flow algorithms using AI and machinelearning, which significantly impacts the work of many designers involved in mobile system-on-chips.

Description

In this role, you’ll develop innovative automated tools and capabilities for the SiliconEngineering Power team. Your contributions will enable the creation of chips withunprecedented power efficiency. You’ll be involved in the architecture, implementation, andvalidation of advanced low-power design and verification workflows. Additionally, you’ll shapelow-power strategies for emerging technologies.Your responsibilities will encompass the development of flows and tools for power analysis,optimization, and verification, seamlessly integrated into stages such as RTL development/verification, synthesis, or place-and-route (P&R). You’ll actively leverage various AI tools toinnovate new solutions and enhance existing ones. Additionally, you’ll collaborate with designteams to address queries, resolve issues, and ensure the smooth adoption of thesemethodologies.

Minimum Qualifications
  • A minimum of a bachelor's degree in relevant field and a minimum of 3 years of relevant industry experience
Preferred Qualifications
  • Solid grasp of VLSI designs and SOC design processes.
  • Enthusiasm for scripting and leveraging low-power expertise to innovate software solutions.
  • Enthusiasm for leveraging AI/ML to innovate low-power methodologies and flows.
  • Experience in flow development and algorithm design using Python/Perl/TCL.
  • Demonstrated proficiency in contemporary software testing and development methodologies.
  • Familiarity with low-power principles (e.g., low-power design techniques) is advantageous.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

SoC Power Flow Methodology Engineer
SoC Power Flow Methodology Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 147,000 - 273,000
Comprehensive medical and dental coverage
Retirement benefits
Employee stock purchasing program
+2
AI-Driven Low-Power SoC Flow Engineer
AI-Driven Low-Power SoC Flow Engineer

Apple Inc. • San Diego (CA)

On-site
USD 120,000 - 170,000
SoC UPF Methodology Engineer
SoC UPF Methodology Engineer

Apple Inc. • San Diego (CA)

On-site
USD 180,000 - 260,000
SoC UPF Methodology Engineer
SoC UPF Methodology Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 110,000 - 140,000
SoC UPF Methodology Engineer
SoC UPF Methodology Engineer

Apple Inc. • Austin (TX)

On-site
USD 100,000 - 130,000
SoC Power Analysis and Optimization Engineer
SoC Power Analysis and Optimization Engineer

Apple Inc. • San Diego (CA)

On-site
USD 180,000 - 240,000
SoC Power Spec Engineer
SoC Power Spec Engineer

Apple Inc. • San Diego (CA)

On-site
USD 180,000 - 240,000
SoC Power Modeling Engineer
SoC Power Modeling Engineer

Apple Inc. • Austin (TX)

On-site
USD 140,000 - 180,000
SoC Power Modeling Engineer
SoC Power Modeling Engineer

Apple Inc. • San Diego (CA)

On-site
USD 120,000 - 180,000
SoC Physical Design Methodology Engineer
SoC Physical Design Methodology Engineer

Apple Inc. • Austin (TX), Northern (KY)

Hybrid
USD 180,000 - 240,000