SoC Power Flow Methodology Engineer

Apple Inc.

Cupertino (CA)

On-site

USD 147,400 - 272,100

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Comprehensive medical and dental coverage
Retirement benefits
Employee stock purchasing program
Educational reimbursement
Discounted products and services

Job summary

A leading technology company in Cupertino is seeking a talented individual for a role in low-power chip design. You will craft innovative solutions to complex challenges in collaboration with the Silicon Engineering Power team, leveraging AI and machine learning to develop tools that enhance power efficiency. The ideal candidate will have a bachelor’s degree, at least 3 years of experience in the semiconductor industry, and a solid understanding of VLSI designs. Attractive compensation includes a competitive salary, benefits, and stock options.

Qualifications

  • 3+ years of experience in the semiconductor industry.
  • Solid understanding of SOC design processes.
  • Familiarity with low‑power design techniques is a plus.

Responsibilities

  • Develop tools for low‑power design workflows.
  • Innovate solutions using AI and machine learning.
  • Collaborate with design teams to enhance methodologies.

Skills

Flow development
AI/ML methodologies
VLSI designs
Scripting languages (Python/Perl/TCL)
Software testing and development methodologies

Education

Bachelor’s degree in a relevant field

Job description

Cupertino, California, United States Hardware

Are you passionate about crafting solutions to intricate challenges? Join the Low Power group at Silicon Technologies and contribute to the development of cutting‑edge technology and capabilities for low‑power chip design. Your work will fuel Apple’s next‑generation chips! Responsible for developing and improving low‑power flow algorithms using AI and machine learning, which significantly impacts the work of many designers involved in mobile system‑on‑chips.

Description

In this role, you’ll develop innovative automated tools and capabilities for the Silicon Engineering Power team. Your contributions will enable the creation of chips with unprecedented power efficiency. You’ll be involved in the architecture, implementation, and validation of advanced low‑power design and verification workflows. Additionally, you’ll shape low‑power strategies for emerging technologies.

Your responsibilities will encompass the development of flows and tools for power analysis, optimization, and verification, seamlessly integrated into stages such as RTL development/verification, synthesis, or place‑and‑route (P&R). You’ll actively leverage various AI tools to innovate new solutions and enhance existing ones. Additionally, you’ll collaborate with design teams to address queries, resolve issues, and ensure the smooth adoption of these methodologies.

Minimum Qualifications
  • A minimum of a bachelor’s degree in a relevant field and a minimum of 3 years of relevant industry experience
Preferred Qualifications
  • Solid grasp of VLSI designs and SOC design processes.
  • Enthusiasm for scripting and leveraging low‑power expertise to innovate software solutions.
  • Enthusiasm for leveraging AI/ML to innovate low‑power methodologies and flows.
  • Experience in flow development and algorithm design using Python/Perl/TCL.
  • Demonstrated proficiency in contemporary software testing and development methodologies.
  • Familiarity with low‑power principles (e.g., low‑power design techniques) is advantageous.

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $147,400 and $272,100, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits.

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

SoC Power Flow Methodology Engineer
SoC Power Flow Methodology Engineer

Apple Inc. • San Diego (CA)

On-site
USD 120,000 - 170,000
SoC UPF Methodology Engineer
SoC UPF Methodology Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 147,000 - 273,000
Comprehensive medical and dental coverage
Retirement benefits
Discounted products and free services
+2
SoC UPF Methodology Engineer
SoC UPF Methodology Engineer

Apple Inc. • San Diego (CA)

On-site
USD 180,000 - 260,000
AI-Driven Low-Power SoC Flow Engineer
AI-Driven Low-Power SoC Flow Engineer

Apple Inc. • San Diego (CA)

On-site
USD 120,000 - 170,000
CPU Power Management Microarchitect/RTL Engineer
CPU Power Management Microarchitect/RTL Engineer

Apple Inc. • United States

On-site
USD 150,400 - 277,600
SoC UPF Methodology Engineer
SoC UPF Methodology Engineer

Apple Inc. • Austin (TX)

On-site
USD 100,000 - 130,000
SoC UPF Methodology Engineer
SoC UPF Methodology Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 110,000 - 140,000
SoC Power Analysis and Optimization Engineer
SoC Power Analysis and Optimization Engineer

Apple Inc. • San Diego (CA)

On-site
USD 180,000 - 240,000
SoC Power Spec Engineer
SoC Power Spec Engineer

Apple Inc. • San Diego (CA)

On-site
USD 180,000 - 240,000
Graphics Power Analysis & Optimization Engineer
Graphics Power Analysis & Optimization Engineer

Apple Inc. • San Diego (CA)

On-site
USD 171,000 - 303,000
Comprehensive medical and dental coverage
Retirement benefits
Employee stock purchase plan
+1