Senior Low-Power SoC/ASIC Design Engineer

Qualcomm

Santa Clara (CA)

On-site

USD 176,300 - 264,500

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Competitive salary
Annual discretionary bonus program
Annual RSU grants

Job summary

A leading technology company based in Santa Clara, California is looking for an experienced ASIC Design Engineer to join their Integrated Wireless Technology team. As a key contributor, you will develop micro-architecture specifications and design low-power solutions within the full ASIC development cycle. Candidates should have significant experience in ASIC design, low power strategies, and silicon debug. This role offers a competitive salary and benefits package, reflecting Qualcomm's commitment to its employees.

Qualifications

  • 7+ years of working experience in ASIC Design.
  • 2+ years in low power micro-architecture, Design, Power Intent/Implementation.
  • Experience in silicon bring up and debug is a must.

Responsibilities

  • Develop technical specifications from architectural requirements.
  • Deliver detailed low power micro-architecture and design.
  • Participate in debug phase and develop verification plans.

Skills

ASIC Design
Low Power Micro-architecture
Power Intent/Implementation
Power Reduction Techniques
SoC Design
Silicon Bring Up

Education

Bachelor's degree in Science, Engineering, or related field
Master's degree in Science, Engineering, or related field
PhD in Science, Engineering, or related field

Tools

AMBA bus protocols
PCIE/USB peripherals

Job description

A leading technology company based in Santa Clara, California is looking for an experienced ASIC Design Engineer to join their Integrated Wireless Technology team. As a key contributor, you will develop micro-architecture specifications and design low-power solutions within the full ASIC development cycle. Candidates should have significant experience in ASIC design, low power strategies, and silicon debug. This role offers a competitive salary and benefits package, reflecting Qualcomm's commitment to its employees.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Low-Power SoC Design Engineer
Low-Power SoC Design Engineer

Anysilicon • San Diego (CA)

On-site
USD 110,000 - 170,000
SoC Power Design Engineer — Innovate Low-Power ASICs
SoC Power Design Engineer — Innovate Low-Power ASICs

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 122,000 - 183,000
Senior ASIC Physical Design Engineer
Senior ASIC Physical Design Engineer

Qualcomm • Austin (TX)

On-site
USD 146,000 - 218,000
Annual bonus
RSU grants
Comprehensive benefits
Senior ASIC Physical Design Engineer - Low-Power SoCs
Senior ASIC Physical Design Engineer - Low-Power SoCs

QUALCOMM, Inc. • Austin (TX)

Hybrid
USD 174,000 - 262,000
Low-Power ASIC Power Engineer for Wireless SoC
Low-Power ASIC Power Engineer for Wireless SoC

Apple • San Diego (CA)

On-site
USD 120,000 - 190,000
Senior ASIC Design & Performance Engineer
Senior ASIC Design & Performance Engineer

Qualcomm • Austin (TX)

On-site
USD 116,000 - 173,000
Senior ASIC Power Architect – Wireless SOC (Low Power)
Senior ASIC Power Architect – Wireless SOC (Low Power)

Apple, Inc. • Sunnyvale (CA)

On-site
USD 185,000 - 325,000
SoC Power Design Engineer
SoC Power Design Engineer

Anysilicon • San Diego (CA)

On-site
USD 110,000 - 170,000
Senior Wireless SoC Design Engineer (Low-Power)
Senior Wireless SoC Design Engineer (Low-Power)

Microchip Technology Inc • Chandler (AZ)

On-site
USD 91,000 - 232,000
Competitive base pay
Restricted stock units
Quarterly bonus payments
+3
Low-Power Wireless ASIC Power Engineer
Low-Power Wireless ASIC Power Engineer

Apple, Inc. • San Diego (CA)

On-site
USD 175,000 - 309,000
Stock program
Medical and dental coverage
Retirement benefits
+3