Your resume and cover letter, tailored to exactly what they’re hiring for.
Get past ATS filters
Benefits offered by this job
Competitive base pay
Restricted stock units
Quarterly bonus payments
Health benefits starting day one
Retirement savings plans
Employee Stock Purchase Plan with a 2-year look back feature
Job summary
A leading semiconductor company in Arizona is looking for a Design Engineer to develop high-performance, low-power SOC solutions. This role involves collaborating with cross-functional teams to ensure quality product delivery. Ideal candidates should have at least 12 years of experience in digital SOC design and proficiency in RTL design, low-power techniques, and SOC architecture. You will actively contribute to SOC projects and participate in design evaluations. Competitive compensation package is offered, including health benefits from day one.
Qualifications
12+ years of experience in digital SOC design, focusing on low-power design.
Experience with ASIC design flow including power estimations and low-power techniques.
Strong understanding of SOC architecture and bus protocols.
Responsibilities
Contribute to SOC design from concept to tape-out.
Implement SOC designs according to specifications, performing timing analysis.
Collaborate with verification teams to ensure thorough design verification.
Skills
RTL design (Verilog/System Verilog)
Low-power design
Problem solving
Communication skills
Education
Bachelor's degree in computer engineering, electrical engineering, or related field
Master's degree in related field (preferred)
Tools
TCL
Perl
Python
Job description
A leading semiconductor company in Arizona is looking for a Design Engineer to develop high-performance, low-power SOC solutions. This role involves collaborating with cross-functional teams to ensure quality product delivery. Ideal candidates should have at least 12 years of experience in digital SOC design and proficiency in RTL design, low-power techniques, and SOC architecture. You will actively contribute to SOC projects and participate in design evaluations. Competitive compensation package is offered, including health benefits from day one.