Lead Verification Architect

Cadence Design Systems

Austin, Northern (TX, KY)

Hybrid

USD 120,000 - 180,000

Full time

4 days ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Cadence Design Systems seeks a verification professional to define the overall verification strategy and architecture for complex SoC projects. You will design scalable testbenches, BFMs, monitors, scoreboards, and checkers, while leading debugging and root-cause analysis with design teams.

You will drive constrained-random testing and formal verification to improve coverage and quality. With 4–7 years of DV experience, you will mentor juniors, collaborate across design, architecture, and

Qualifications

  • Experience in DV verification methodologies and verification planning.
  • Ability to design scalable testbenches and BFMs.
  • Proven track record in debugging complex design bugs and leading root-cause analysis.

Responsibilities

  • Define the verification strategy and methodology for projects.
  • Architect scalable verification environments with BFMs, monitors, scoreboards, and checkers.
  • Develop and execute complex test cases and sequences for high coverage.
  • Lead debugging and root-cause analysis with design engineers.
  • Implement constrained-random stimulus and constraint sets.
  • Apply formal techniques to prove properties and find deep bugs.
  • Manage coverage analysis and sign-off for verification phase.

Skills

Strategy & architecture
Technical leadership
Mentorship
Cross-functional collaboration

Education

B.E./B.Tech or M.Tech/M.S. in Electronics, VLSI, or related field

Tools

UVM/SystemVerilog
Formal verification tools

Job description

Cadence Design Systems seeks a verification professional to define the overall verification strategy and architecture for complex SoC projects. You will design scalable testbenches, BFMs, monitors, scoreboards, and checkers, while leading debugging and root-cause analysis with design teams.

You will drive constrained-random testing and formal verification to improve coverage and quality. With 4–7 years of DV experience, you will mentor juniors, collaborate across design, architecture, and

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Lead Design Engineer
Lead Design Engineer

Cadence Design Systems • Austin (TX), Northern (KY)

On-site
USD 120,000 - 180,000
Lead Processor Verification Architect
Lead Processor Verification Architect

Cadence • San Jose (CA)

On-site
USD 186,000 - 345,000
Principal Design Engineer
Principal Design Engineer

Cadence • Austin (TX)

On-site
USD 120,000 - 150,000
Lead SOC Verification Architect & Mentor
Lead SOC Verification Architect & Mentor

Cadence • Austin (TX)

On-site
USD 120,000 - 150,000
CPU Verification Architect — Hybrid DV (Senior/Principal)
CPU Verification Architect — Hybrid DV (Senior/Principal)

NUVACORE, Inc. • Austin (TX), Northern (KY)

Hybrid
USD 140,000 - 230,000
Lead Verification Architect — AI-Driven IP & SoC Verification
Lead Verification Architect — AI-Driven IP & SoC Verification

Synopsys, Inc. • Sunnyvale (CA)

On-site
USD 180,000 - 240,000
Health benefits
Wellness programs
Financial benefits package
Lead SoC Design Verification Architect
Lead SoC Design Verification Architect

Veriipro • Santa Clara (CA)

On-site
USD 120,000 - 160,000
Lead IP Verification Architect
Lead IP Verification Architect

Arm Limited • Chandler (AZ)

Hybrid
USD 250,000 - 338,000
Lead Design Verification Engineer
Lead Design Verification Engineer

Oho Group • Austin (TX)

Hybrid
USD 180,000 - 260,000
Design Verification Architect
Design Verification Architect

TylSemi • San Jose (CA)

On-site
USD 150,000 - 180,000