Lead Silicon Verification Engineer — IP Bring-Up & Emulation
Bolt Graphics
Sunnyvale (CA)
On-site
USD 150,000 - 220,000
Full time
14 days+
Get more replies from employers
Send a job-specific resume in minutes.
Start fresh or import an existing resume
Benefits offered by this job
Medical, Dental, & Vision - 100% covered premiums
Equity - Stock Options
401(k) match
Job summary
A semiconductor startup in California is seeking experienced Design Verification Engineers (DVE) to develop and verify silicon IP. Candidates should have over 10 years of experience in Design Verification, leading teams, and hands-on expertise with digital silicon IP. A Bachelor's or Master's degree in Electrical Engineering is required, along with familiarity with Synopsys tools. Competitive compensation ranges from $150,000 to $220,000 annually, plus full benefits including medical, dental, vision, and equity.
Qualifications
At least 10 years of experience in Design Verification.
Experience leading a team of Design Verification Engineers.
Startup experience is preferred.
Responsibilities
Develop, optimize, and verify digital silicon IP using an existing C or Python model.
Create and maintain specifications and documentation.
Characterize performance of digital silicon IP using standard tools.
Skills
Design Verification
C programming
Python scripting
Leadership
Education
Bachelor's degree in Electrical Engineering
Master's degree in Electrical Engineering
Tools
Synopsys tools
Job description
A semiconductor startup in California is seeking experienced Design Verification Engineers (DVE) to develop and verify silicon IP. Candidates should have over 10 years of experience in Design Verification, leading teams, and hands-on expertise with digital silicon IP. A Bachelor's or Master's degree in Electrical Engineering is required, along with familiarity with Synopsys tools. Competitive compensation ranges from $150,000 to $220,000 annually, plus full benefits including medical, dental, vision, and equity.