Lead Low-Power Emulation & Verification Engineer

Cadence

Shanghai (VA)

On-site

USD 120,000 - 160,000

Full time

4 days ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Cadence is hiring to drive low-power design and verification across multi-voltage domains, supporting customer projects in functional verification and power validation. You will analyze power intent, RTL design, and system integration while collaborating with global R&D teams to deliver robust solutions.

Strong problem-solving and English communication are essential. The role emphasizes customer-facing support and participation in methodology development and best-practice standardization to

Qualifications

  • Bachelor’s degree or above in Microelectronics, Electrical Engineering, or related fields.
  • Experience in low-power design/verification and/or RTL design/verification.
  • Strong English communication skills and ability to work in a global environment.

Responsibilities

  • Drive low-power design and verification activities, including UPF modeling and multi-voltage domain design.
  • Support customer projects on functional verification and power validation.
  • Analyze and debug issues related to power intent, RTL design, and system integration.
  • Collaborate with global R&D teams to deliver and optimize technical solutions.
  • Provide high-quality technical support and troubleshooting to customers.
  • Contribute to methodology development and best-practice standardization.

Skills

Low-power design
RTL design
SystemVerilog/UVM
Power management
Problem solving
English communication

Education

Bachelor's degree in Microelectronics or Electrical Engineering

Tools

Palladium/Protium hardware emulation
EDA tools

Job description

Cadence is hiring to drive low-power design and verification across multi-voltage domains, supporting customer projects in functional verification and power validation. You will analyze power intent, RTL design, and system integration while collaborating with global R&D teams to deliver robust solutions.

Strong problem-solving and English communication are essential. The role emphasizes customer-facing support and participation in methodology development and best-practice standardization to

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Principal Product Engineer - Low Power Emulation
Principal Product Engineer - Low Power Emulation

Cadence • Shanghai (VA)

On-site
USD 120,000 - 160,000
Principal Product Engineer, System Verification, Emulation (R54514/ad)
Principal Product Engineer, System Verification, Emulation (R54514/ad)

Cadence • San Jose (CA)

On-site
USD 140,000 - 180,000
Lead Design Engineer: Verification & Systems Integration
Lead Design Engineer: Verification & Systems Integration

Cadence • Shanghai (VA)

On-site
USD 120,000 - 160,000
Lead Emulation Verification Architect
Lead Emulation Verification Architect

Cadence • San Jose (CA)

On-site
USD 140,000 - 180,000
Principal Design Engineer
Principal Design Engineer

Cadence • Austin (TX)

On-site
USD 120,000 - 150,000
Lead Design engineer
Lead Design engineer

Cadence • Shanghai (VA)

On-site
USD 120,000 - 160,000
Lead Design Engineer
Lead Design Engineer

Cadence Design Systems • Austin (TX)

On-site
USD 120,000 - 160,000
Lead Design Engineer
Lead Design Engineer

Cadence • Austin (TX)

On-site
USD 120,000 - 160,000
Senior SoC Verification Engineer - Edge AI & Low-Power
Senior SoC Verification Engineer - Edge AI & Low-Power

Efficient Computer • San Jose (CA), Pittsburgh, Austin (TX)

On-site
USD 160,000 - 210,000
401K match
Benefits
Equity program
+2
Sr. Principal Product Engineer
Sr. Principal Product Engineer

Cadence Design Systems • San Jose (CA)

On-site
USD 161,000 - 299,000
Paid vacation
401(k) match
Employee stock purchase plan
+1