Lead Emulation Verification Architect

Cadence

San Jose (CA)

On-site

USD 140,000 - 180,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Cadence is hiring a Principal Product Engineer for System Verification, Emulation in San Jose, CA. The role involves driving customer engagements, analyzing verification environments, and partnering with R&D to optimize hardware emulation. Candidates should possess a Bachelor’s degree and at least 7 years of experience in RTL verification with proficiency in Verilog/SystemVerilog, C/C++, and Python. Strong analytical and communication skills are essential. This position offers a dynamic environment and the chance to influence product development.

Qualifications

  • Minimum of 7 years of experience or 5 years with a Master's degree.
  • 6-8 years of hands-on experience in RTL verification.
  • Strong fundamentals in digital logic design.
  • Working knowledge of simulation-based verification methodologies.
  • Effective written and verbal communication skills.

Responsibilities

  • Independently drive Palladium hardware emulation engagements with customers.
  • Own the technical relationship for assigned customers.
  • Analyze complex customer verification environments.
  • Work closely with R&D teams.
  • Develop and maintain technical collateral.
  • Collaborate with field, support, and R&D teams.
  • Act as a technical mentor and subject-matter expert.

Skills

RTL verification
Digital logic design
Verilog/SystemVerilog
Linux-based development environments
C/C++
Python
Analytical skills
Problem-solving skills

Education

Bachelor’s degree in Electrical Engineering
Master’s degree in Electrical Engineering
PhD in Electrical Engineering

Tools

EDA workflows

Job description

Cadence is hiring a Principal Product Engineer for System Verification, Emulation in San Jose, CA. The role involves driving customer engagements, analyzing verification environments, and partnering with R&D to optimize hardware emulation. Candidates should possess a Bachelor’s degree and at least 7 years of experience in RTL verification with proficiency in Verilog/SystemVerilog, C/C++, and Python. Strong analytical and communication skills are essential. This position offers a dynamic environment and the chance to influence product development.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Principal Product Engineer, System Verification, Emulation (R54514/ad)
Principal Product Engineer, System Verification, Emulation (R54514/ad)

Cadence • San Jose (CA)

On-site
USD 140,000 - 180,000
Senior Virtual Protocols Engineer for Emulation & Verification
Senior Virtual Protocols Engineer for Emulation & Verification

Cadence Design Systems • San Jose (CA)

On-site
USD 136,000 - 254,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Senior SOC Emulation & Validation Lead
Senior SOC Emulation & Validation Lead

WinMax Systems Corporation • San Jose (CA)

On-site
USD 130,000 - 160,000
Senior Emulation Verification Engineer - SoC Focus
Senior Emulation Verification Engineer - SoC Focus

Apple Inc. • Cupertino (CA)

On-site
USD 181,000 - 319,000
Comprehensive medical and dental coverage
Retirement benefits
Discounted products and free services
+3
Senior Emulation Architect | Pre-Silicon Prototyping
Senior Emulation Architect | Pre-Silicon Prototyping

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
Annual discretionary bonus
Potential RSU grants
Comprehensive benefits package
Senior Principal System-Level Verification Architect
Senior Principal System-Level Verification Architect

Semiconductor Engineering • San Jose (CA)

On-site
USD 140,000 - 180,000
Senior ZeBu Emulation Engineer for SoC/IP Verification
Senior ZeBu Emulation Engineer for SoC/IP Verification

ACL Digital • San Jose (CA)

On-site
USD 120,000 - 150,000
Emulation Lead — Pre-Silicon Validation Platforms
Emulation Lead — Pre-Silicon Validation Platforms

TYLsemi • San Jose (CA)

On-site
USD 238,000 - 286,000
Lead Emulation Architect — Pre-Silicon AI Chiplet Platform
Lead Emulation Architect — Pre-Silicon AI Chiplet Platform

TylSemi, Inc. • San Jose (CA)

Hybrid
USD 238,000 - 286,000
Principal Engineer - Emulation & FPGA Prototyping
Principal Engineer - Emulation & FPGA Prototyping

Gsme • California (MO)

On-site
USD 120,000 - 160,000