Lead FPGA Test & DFT Engineer

Achronix Semiconductor Corporation

Santa Clara (CA)

On-site

USD 120,000 - 150,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

A leading semiconductor company based in California seeks a motivated Lead Test Development Engineer to implement innovative manufacturing test solutions. The role involves enhancing test coverage and working closely with design and product teams. Ideal candidates will possess at least 10 years of relevant experience and strong proficiency in DFT architecture and silicon validation. This position offers opportunities in a dynamic engineering environment focused on high-performance products.

Qualifications

  • 10+ years of experience in DFT, testing, or silicon validation.
  • Solid understanding of scan insertion, ATPG, MBIST, and fault models.
  • Familiar with WGL and STIL industry-standard test pattern formats.

Responsibilities

  • Lead the definition and implementation of manufacturing test solutions.
  • Collaborate with teams to enhance test coverage and optimize test time.
  • Conduct silicon test pattern bring-up and validation.

Skills

DFT architecture
Testing and silicon validation
Script-based test case generators
Debugging and problem-solving
JTAG and boundary scan
Scripting languages

Tools

Synopsys TestMax
Siemens Tessent

Job description

A leading semiconductor company based in California seeks a motivated Lead Test Development Engineer to implement innovative manufacturing test solutions. The role involves enhancing test coverage and working closely with design and product teams. Ideal candidates will possess at least 10 years of relevant experience and strong proficiency in DFT architecture and silicon validation. This position offers opportunities in a dynamic engineering environment focused on high-performance products.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Lead DFT & MBIST Architect for Production Silicon
Lead DFT & MBIST Architect for Production Silicon

Fortell Research Inc. • San Francisco (CA)

Hybrid
USD 160,000 - 300,000
Stock options
Generous benefits package
Lead ASIC DFT Architect
Lead ASIC DFT Architect

Accord Technologies Inc • San Jose (CA)

On-site
USD 130,000 - 170,000
Senior DFT Engineer for ASIC/SoC Test & Validation
Senior DFT Engineer for ASIC/SoC Test & Validation

Etched • San Jose (CA)

On-site
USD 160,000 - 230,000
Medical, dental, and vision insurance
Housing subsidy of $2k/month
Relocation support
+2
Lead ASIC DFT Architect - Testability & Post-Silicon Expert
Lead ASIC DFT Architect - Testability & Post-Silicon Expert

itD Tech • Carlsbad (CA), Allentown

Hybrid
USD 140,000 - 200,000
Senior DFT Architect: ASIC Test & Silicon Debug
Senior DFT Architect: ASIC Test & Silicon Debug

Nokia • San Jose (CA)

On-site
USD 130,000 - 160,000
DFT Tech Lead
DFT Tech Lead

Retym, Inc • Austin (TX)

On-site
USD 120,000 - 150,000
Senior FPGA Test Development Lead | ATE & Yield Optimizer
Senior FPGA Test Development Lead | ATE & Yield Optimizer

Achronix Semiconductor Corporation • Santa Clara (CA)

On-site
USD 150,000 - 180,000
DFT Architect: AI-Ready SoC Test & Yield Leader
DFT Architect: AI-Ready SoC Test & Yield Leader

Advanced Micro Devices, Inc. • San Jose (CA)

On-site
USD 120,000 - 160,000
DFT Engineer
DFT Engineer

Select Minds LLC • Lansing (MI)

On-site
USD 120,000 - 190,000
Day-1 Onsite
Competitive salary
Opportunity for advancement
Lead DFT Strategy for Semicustom ASICs
Lead DFT Strategy for Semicustom ASICs

Advanced Micro Devices • Austin (TX)

On-site
USD 180,000 - 240,000