Senior FPGA Test Development Lead | ATE & Yield Optimizer

Achronix Semiconductor Corporation

Santa Clara (CA)

On-site

USD 150,000 - 180,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

A leading fabless semiconductor company in Santa Clara, California, is seeking a Senior Manager, Test Development Engineering. The role involves leading test program development for FPGA integrated circuits, managing a team, and implementing strategies to optimize yield and cost in production test processes. Ideal candidates will have extensive experience in semiconductor test engineering, strong analytical skills, and proficiency with Advantest V93000 ATE platforms. The company offers a competitive salary and benefits in a dynamic work environment.

Qualifications

  • 10+ years of experience in semiconductor test engineering and product development.
  • Deep understanding of test methodologies and ATE.
  • Experience leading teams in a fast-paced environment.

Responsibilities

  • Lead test program development for FPGA integrated circuits.
  • Define and execute comprehensive test plans.
  • Analyze device performance across environmental conditions.
  • Optimize test limits and yield through detailed analysis.

Skills

Analytical skills
Problem-solving skills
Knowledge of integrated circuits
Experience with ATE platforms
Programming in C++, Python, Perl

Education

Bachelor's or Master's degree in Electrical Engineering

Tools

Advantest V93000 (93K)
Data analytics tools (JMP, MATLAB, Excel, SQL)

Job description

A leading fabless semiconductor company in Santa Clara, California, is seeking a Senior Manager, Test Development Engineering. The role involves leading test program development for FPGA integrated circuits, managing a team, and implementing strategies to optimize yield and cost in production test processes. Ideal candidates will have extensive experience in semiconductor test engineering, strong analytical skills, and proficiency with Advantest V93000 ATE platforms. The company offers a competitive salary and benefits in a dynamic work environment.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Test Engineering Leader — ATE & NPI Strategy
Senior Test Engineering Leader — ATE & NPI Strategy

OSI Engineering • San Jose (CA)

On-site
USD 200,000 - 240,000
Senior ATE Test Architect: Lead Silicon Test & Yield
Senior ATE Test Architect: Lead Silicon Test & Yield

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 178,500 - 331,500
Paid vacation and holidays
401(k) plan with employer match
Employee stock purchase plan
+1
Senior ATE Wafer Test Engineer: Yield & Debug Lead
Senior ATE Wafer Test Engineer: Yield & Debug Lead

NOKIA • Sunnyvale (CA)

On-site
USD 100,000 - 130,000
Senior ATE Wafer Test Engineer — Yield & Debug Lead
Senior ATE Wafer Test Engineer — Yield & Debug Lead

Nokia Global • United States

On-site
USD 80,000 - 120,000
Short-term disability
Long-term disability
Life insurance
+3
Sr. Manager, ATE Test Development Engineer
Sr. Manager, ATE Test Development Engineer

Achronix Semiconductor Corporation • Santa Clara (CA)

On-site
USD 150,000 - 180,000
Post-Silicon ATE & Yield Optimization Engineer
Post-Silicon ATE & Yield Optimization Engineer

IC Resources • California (MO)

On-site
USD 140,000 - 180,000
Senior ATE Test Engineer for SoCs/ASICs
Senior ATE Test Engineer for SoCs/ASICs

Broadcom • San Jose (CA)

On-site
USD 120,000 - 192,000
Senior Test Engineer – ATE & Wafer Sort
Senior Test Engineer – ATE & Wafer Sort

Microchip Technology Inc. • San Jose (CA)

On-site
USD 70,000 - 163,000
Lead FPGA Test & DFT Engineer
Lead FPGA Test & DFT Engineer

Achronix Semiconductor Corporation • Santa Clara (CA)

On-site
USD 120,000 - 150,000
Lead Test Engineering Manager – Post‑Silicon ATE & Yield
Lead Test Engineering Manager – Post‑Silicon ATE & Yield

Advanced Micro Devices, Inc. • Austin (TX)

On-site
USD 150,000 - 210,000
AMD benefits at a glance