Lead Digital Verification Engineer - DDR Memory Interfaces

Renesas Electronics Corp.

Austin (TX)

On-site

USD 130,000 - 190,000

Full time

5 days ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Renesas Electronics Corp. is seeking a seasoned verification engineer to drive digital verification of memory interface products for DDR5/DDR6.

You will verify DDR5 Data Buffer blocks, integrate tests at system and block levels using UVM, and mentor the verification team to ensure high-quality results. The role demands a strong background in electrical or computer engineering with 8+ years (Masters) or 10+ years (Bachelors) of related experience, and close collaboration with design teams to

Qualifications

  • Master's in Electrical Engineering, Computer Engineering, or equivalent with 8+ years of experience.
  • Bachelor's in Electrical Engineering, Computer Engineering, or equivalent with 10+ years of experience.

Responsibilities

  • Verification of DDR5 Data Buffer to meet functional and performance specifications.
  • Be able to integrate and test on System-level and block level using UVM methodology.
  • Drive the Memory interface products verification effort, including defining the verification strategy, developing test plans, coverage, and executing tests.
  • Technically work with a team of verification engineers, providing technical guidance and mentoring as needed.
  • Take ownership of verification environments for assigned blocks, and tools appointed to you as Expert User.
  • Drive and quality control the creation of a verification test plan.
  • Work closely with the design team to ensure that the design meets the requirements and is testable.

Education

Master's in Electrical Engineering, Computer Engineering, or equivalent
Bachelor's in Electrical Engineering, Computer Engineering, or equivalent

Job description

Renesas Electronics Corp. is seeking a seasoned verification engineer to drive digital verification of memory interface products for DDR5/DDR6.

You will verify DDR5 Data Buffer blocks, integrate tests at system and block levels using UVM, and mentor the verification team to ensure high-quality results. The role demands a strong background in electrical or computer engineering with 8+ years (Masters) or 10+ years (Bachelors) of related experience, and close collaboration with design teams to

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Lead Digital Verification Architect – DDR5/DDR6
Lead Digital Verification Architect – DDR5/DDR6

Renesas Electronics Corp. • Chandler (AZ)

On-site
USD 140,000 - 190,000
Lead Design Verification Architect for DDR6 & Memory Interfaces
Lead Design Verification Architect for DDR6 & Memory Interfaces

Renesas Electronics Corporation • Duluth (GA)

On-site
USD 150,000 - 210,000
Lead Verification Architect – DDR6 & Memory Interfaces
Lead Verification Architect – DDR6 & Memory Interfaces

Renesas Electronics Corporation • San Jose (CA)

On-site
USD 150,000 - 210,000
Principal DDR6 Verification Architect
Principal DDR6 Verification Architect

Renesas Electronics Corporation • Austin (TX)

On-site
USD 140,000 - 190,000
Senior Digital Verification Engineer - Data Buffer DDR6
Senior Digital Verification Engineer - Data Buffer DDR6

Renesas • Duluth (GA)

On-site
USD 120,000 - 180,000
Medical insurance
Health savings account
Dental
+11
Senior Verification Architect - DDR6 & SystemVerilog
Senior Verification Architect - DDR6 & SystemVerilog

Renesas Electronics Corp. • Arizona

On-site
USD 130,000 - 170,000
Principal Verification Architect (DDR6 & SystemVerilog/UVM)
Principal Verification Architect (DDR6 & SystemVerilog/UVM)

SmartRecruiters, Inc. • San Jose (CA)

On-site
USD 198,000 - 248,000
Lead Design Verification Engineer: SystemVerilog/UVM & DDR6
Lead Design Verification Engineer: SystemVerilog/UVM & DDR6

Renesas • Plano (TX)

On-site
USD 140,000 - 210,000
Principal DV Engineer – DDR6 & SystemVerilog Lead
Principal DV Engineer – DDR6 & SystemVerilog Lead

SmartRecruiters, Inc. • Plano (TX)

On-site
USD 140,000 - 210,000
Staff Design Verification Architect - DDR6/UVM
Staff Design Verification Architect - DDR6/UVM

Renesas Electronics Corporation • Duluth (GA)

On-site
USD 120,000 - 190,000
Medical benefits
Dental & Vision insurance
Paid time off