Lead ASIC Architect: Mixed-Signal & DFT Expert

Cisco Systems, Inc.

Carlsbad (CA)

On-site

USD 192,000 - 276,000

Full time

3 days ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Medical, dental, and vision insurance
401(k) with company match
Paid parental leave

Job summary

Cisco Systems, Inc. is seeking a senior technical leader to define and drive DFT architectures for high-performance mixed-signal ASICs and subsystems. You will own blocks and frameworks, lead cross-functional design efforts, and advance verification strategies across product lines.

You will collaborate with library, PnR, Test Eng, and Operations, while developing reusable designs and automated flows. AI-driven verification and tool vendor engagements are part of the role.

Qualifications

  • Minimum: Bachelors + 12 years related experience or Masters + 8 years or PhD + 5 years.
  • Experience owning DFT architecture development for an SoC.
  • Experience implementing at-speed scan, MBIST, BISR, boundary-scan, and analog/mixed-signal testing.

Responsibilities

  • Own the architecture and definition for blocks, subsystems, or DFT frameworks.
  • Lead project-level design and scalable methodology development across product lines.
  • Create robust verification strategies for high-speed digital and analog blocks.
  • Collaborate with library, process, PnR, Test Eng, and Operations; develop reusable designs and automated flows.
  • Utilize AI and agent-based script creation to improve efficiency and time-to-market.

Skills

DFT architecture ownership
At-speed testing
Cross-functional leadership
AI/script automation
Vendor engagement

Education

Bachelor's degree + 12 years
Master's degree + 8 years
PhD + 5 years

Tools

EDA tools

Job description

Cisco Systems, Inc. is seeking a senior technical leader to define and drive DFT architectures for high-performance mixed-signal ASICs and subsystems. You will own blocks and frameworks, lead cross-functional design efforts, and advance verification strategies across product lines.

You will collaborate with library, PnR, Test Eng, and Operations, while developing reusable designs and automated flows. AI-driven verification and tool vendor engagements are part of the role.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior ASIC Architect: High-Performance Mixed-Signal & DFT
Senior ASIC Architect: High-Performance Mixed-Signal & DFT

020 Cisco Systems, Inc. • Carlsbad (CA)

On-site
USD 192,000 - 276,000
Medical, dental and vision insurance
401(k) with Cisco matching
Paid parental leave
+1
Senior ASIC Architect & Technical Lead
Senior ASIC Architect & Technical Lead

Cisco Systems, Inc • Carlsbad (CA)

On-site
USD 192,000 - 356,000
Medical, dental, vision insurance
401(k) matching program
Paid parental leave
+3
Lead ASIC DFT Architect
Lead ASIC DFT Architect

Accord Technologies Inc • San Jose (CA)

On-site
USD 130,000 - 170,000
Senior ASIC Design Lead – High-Performance & Verification
Senior ASIC Design Lead – High-Performance & Verification

Cisco Systems, Inc. • San Jose (CA)

On-site
USD 172,000 - 245,000
Lead ASIC DFT Architect - Remote
Lead ASIC DFT Architect - Remote

CAONE • United States

On-site
USD 150,000 - 230,000
Lead ASIC DFT Emulation & Strategy
Lead ASIC DFT Emulation & Strategy

Cisco • San Jose (CA)

On-site
USD 214,000 - 310,000
Senior ASIC Architect & Technical Lead
Senior ASIC Architect & Technical Lead

Cisco • San Jose (CA)

On-site
USD 172,000 - 245,000
Health insurance
Dental insurance
Vision insurance
+5
Lead ASIC DFT engineer.
Lead ASIC DFT engineer.

Accord Technologies Inc • San Jose (CA)

On-site
USD 150,000 - 180,000
Senior ASIC DFT Lead: Post-Silicon & Test Strategy
Senior ASIC DFT Lead: Post-Silicon & Test Strategy

Cisco • San Jose (CA)

On-site
USD 214,000 - 310,000
Medical, dental and vision insurance
401(k) plan with company match
Paid parental leave
Senior ASIC Engineer: Verification and Physical Design
Senior ASIC Engineer: Verification and Physical Design

Anysilicon • San Jose (CA), Northern (KY)

Hybrid
USD 140,000 - 190,000