IC RTL2GDS Architect, AE

Cadence Design Systems

San Jose (CA)

On-site

USD 157,500 - 292,500

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

401(k) plan with employer match
Employee stock purchase plan
Paid vacation and paid holidays
Various medical, dental and vision plan options

Job summary

Cadence Design Systems is seeking an Architect to lead technical engagements within their North America Field Applications Team. This role demands extensive experience in IC design and the ability to guide teams to deliver advanced design solutions for top semiconductor companies.

The ideal candidate will have over 15 years of relevant experience, focusing on design convergence and alignment of cross-functional teams. A competitive salary range of $157,500 to $292,500 is offered, along with supportive benefits and incentives.

Qualifications

  • 15+ years of experience in IC design implementation and sign-off.
  • Proven track record of leading technical teams at executive levels.
  • Deep expertise in advanced node implementation (3nm and below).

Responsibilities

  • Lead technical engagements with customers to achieve PPA.
  • Drive complex benchmarks and deployment of methodologies for design closure.
  • Represent Cadence at industry forums and deliver presentations.

Skills

Scripting (Tcl, Python, Perl)
Technical leadership
IC design implementation
Digital design fundamentals

Education

BS/MS in Electrical Engineering, Computer Engineering, or related field

Tools

Cadence tools (Genus, Innovus, Tempus, Voltus, Conformal, Cerebrus)

Job description

Overview

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. The Architect will serve as a technical leader within Cadence’s North America Field Applications Team, driving strategic customer engagements and influencing next‑generation EDA & Agentic‑AI solutions. This role demands exceptional technical depth, hands‑on experience of design convergence, and the ability to align cross‑functional teams toward delivering advanced design solutions for leading semiconductor companies.

Key Responsibilities
  • Lead technical engagements with customers and partners to achieve best‑in‑class PPA, working closely with design teams to meet customer success metrics, guiding adoption of Cadence’s digital implementation, sign‑off technologies and AgenticAI features across advanced nodes (3nm and below).
  • Partner with R&D and Product Engineering to influence tool enhancements based on real‑world customer requirements.
  • Drive complex benchmarks, flow optimizations, and deployment of cutting‑edge methodologies for Synthesis, P&R, STA, IR Drop, and power/timing closure.
  • Represent Cadence at industry forums, author technical papers, and deliver keynote presentations to position Cadence as a market leader.
Qualifications
  • 15+ years of experience in IC design implementation and sign‑off, with demonstrated success in managing large‑scale technical programs.
  • BS/MS in Electrical Engineering, Computer Engineering, or related field.
  • Deep expertise in digital design fundamentals, advanced node implementation (3nm and below), and EDA tool ecosystems.
  • Proven track record of leading technical teams and driving customer success at executive levels.
  • Strong proficiency in scripting (Tcl, Python, Perl) and flow customization for design closure.
  • Excellent communication, negotiation, and leadership skills with the ability to influence internal and external stakeholders.
  • Prior experience with Cadence tools (Genus, Innovus, Tempus, Voltus, Conformal, Cerebrus) and competitive solutions highly desirable.
Compensation

The annual salary range for California is $157,500 to $292,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings incentive compensation structure.

Benefits
  • Paid vacation and paid holidays.
  • 401(k) plan with employer match.
  • Employee stock purchase plan.
  • A variety of medical, dental and vision plan options.
  • More benefits are available.
Equal Employment Opportunity

Cadence is committed to equal employment opportunity throughout all levels of the organization. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Digital Implementation AE Architect
Digital Implementation AE Architect

Cadence Design Systems • San Jose (CA)

On-site
USD 157,000 - 293,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
IC RTL2GDS Architect, AE
IC RTL2GDS Architect, AE

Cadence • San Jose (CA)

On-site
USD 157,000 - 293,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Digital Implementation AE Architect
Digital Implementation AE Architect

Cadence • San Jose (CA)

On-site
USD 157,000 - 293,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
RTL2 GDS, Sr Principal AE
RTL2 GDS, Sr Principal AE

Cadence • Colorado

On-site
USD 126,000 - 234,000
Salary: competitive compensation
Sr. SW Engineering Group Director
Sr. SW Engineering Group Director

Cadence Design Systems • San Jose (CA)

On-site
USD 224,000 - 416,000
Paid vacation
Paid holidays
401(k) with match
+4
Lead Software Engineer
Lead Software Engineer

Cadence Design Systems • San Jose (CA), Northern (KY)

Hybrid
USD 115,000 - 213,000
Paid vacation and holidays
401(k) plan with employer match
Employee stock purchase plan
+1
Sr Principal Application Engineer
Sr Principal Application Engineer

Cadence • San Jose (CA)

On-site
USD 143,000 - 267,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental, and vision plans
+1
Software Architect, Physical Verification
Software Architect, Physical Verification

Cadence Design Systems • San Jose (CA)

On-site
USD 179,000 - 332,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental and vision plans
Principal EDA Software Engineer (C++, Characterization)
Principal EDA Software Engineer (C++, Characterization)

Cadence Design Systems • San Jose (CA)

On-site
USD 136,000 - 254,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental, and vision plan options
+1
Principal Design Engineer
Principal Design Engineer

Cadence • San Jose (CA)

On-site
USD 136,000 - 254,000
Paid vacation and holidays
401(k) plan with employer match
Employee stock purchase plan
+1