Sr Account Technical Executive II

Cadence Design Systems

San Jose (CA)

Hybrid

USD 248,000 - 372,000

Full time

13 days ago

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Paid vacation
401(k) plan with employer match
Employee stock purchase plan
Medical/Dental/Vision plan

Job summary

Cadence Design Systems is seeking an Account Technical Executive to lead technical engagements around Digital IC, Custom IC, Analog and RF design flows, focusing on Innovus and Virtuoso platforms. You will partner with customer CAD teams to optimize layout productivity, PPA, and time-to-market, while championing AI-driven design automation and advanced-node methodologies.

The role requires deep experience with Cadence tools, strong collaboration with sales teams, and the ability to translate

Qualifications

  • Minimum BSEE; 5–10+ years in digital/custom IC, analog, or RF design/layout.
  • Strong hands-on experience with digital IC flows and signoff tools.
  • Experience with AI-driven design automation and agent-based workflows is a plus.

Responsibilities

  • Lead technical engagements for Digital IC/Custom IC/Analog/RF with Innovus and Virtuoso.
  • Partner with customer CAD teams to optimize layout productivity and PPA.
  • Drive adoption of AI-enabled design automation and remediation workflows.
  • Translate customer requirements into R&D and product engineering tasks.
  • Provide leadership in methodology, flow development and best practices.

Skills

Customer facing
Strategic thinking
Cross-functional collaboration

Education

BSEE
MS EE preferred

Tools

Innovus
Virtuoso
Genus
Pegasus
Tempo/Tempus
Quantus
Spectre
LVS/DRC

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. As an Account Technical Executive (ATX) focused on Digital/Custom IC / Analog / RF design, you will serve as the primary technical leader driving adoption and value realization of the Cadence Innovus Platform , Digital IC flows , Cadence Virtuoso Platform, including Virtuoso Layout Suite and associated Custom IC design flows. You will partner closely with strategic sales teams and key customer stakeholders (design leads, CAD teams, and methodology owners) to solve complex digital and custom IC design challenges, with a strong emphasis on layout implementation, analog and mixed-signal productivity, and advanced-node methodologies. This role also plays a key part in driving next-generation design methodologies by leveraging AI-driven and agent-based workflows, helping customers adopt intelligent automation frameworks that enhance productivity, design quality, and time‑to‑market.

Key Responsibilities
  • Lead technical engagement for Digital IC/Custom IC / Analog / RF design flows, with a primary focus on Innovus and Virtuoso platforms along with signoff technologies
  • Partner with customer design and CAD teams to optimize layout productivity, quality, and time-to-market
  • Drive adoption of advanced capabilities such as: Constraint-driven and automation-assisted layout Device-level and full-chip layout methodologies Advanced node layout challenges (FinFET, GAA) EM and IR-aware layout and parasitic extraction flows
  • Champion the integration of AI-driven design techniques, including: Agentic AI workflows to automate design exploration, layout optimization, and verification tasks AI-assisted decision-making for layout trade-offs including PPA, matching, and parasitics
  • Translate customer pain points into actionable requirements for R&D and product engineering
  • Provide technical leadership in methodology definition, flow development, and best practices
  • Influence competitive replacements and expand footprint of Cadence Custom IC solutions
  • Support executive-level discussions by linking technical value such as PPA, productivity, and risk reduction to business outcomes
Key Qualifications
  • Digital IC Deep hands‑on experience with digital design flow including Genus/Innovus , Quantus , Tempus and Pegasus
  • Clear understanding of PPA tradeoff’s and other key concerns for design teams
  • Ability to think full stack/flow – interconnect technologies and drive value proposition
  • Experience working with design teams on large SOC tapeouts
  • Understanding of foundry workingmodel and care bouts – knowledge of PDK enablement , DTCO and technology entitlement a plus
  • Custom IC and Virtuoso Expertise Deep hands‑on experience with the Cadence Virtuoso Platform, including: Virtuoso Layout Suite (XL, GXL, EXL) Schematic-driven layout and LVS flows DRC and physical verification integration
  • Strong knowledge of custom analog and mixed‑signal layout techniques, including: Device matching, symmetry, common centroid, and shielding Parasitic‑aware layout for high‑performance analog and RF circuits
  • Experience with the Spectre simulation environment and layout‑to‑schematic integration
  • Familiarity with PCell development, layout automation, and scripting (SKILL preferred)
  • Agentic AI and Intelligent Design Automation Strong understanding of AI and machine learning applications in semiconductor design, specifically: Agentic AI frameworks such as multi-agent systems, goal-driven automation, and autonomous optimization AI-assisted layout generation and design space exploration Intelligent automation of repetitive design and verification tasks Experience or demonstrated interest in: Applying AI to EDA workflows, CAD flows, or design methodology optimization Working with data‑driven or reinforcement learning‑based optimization approaches Ability to bridge AI innovation with practical design flows, translating emerging technologies into deployable customer solutions
Design and Methodology Expertise
  • 5–10 or more years of experience in: Custom IC, Analog, or RF design or layout engineering
  • Mixed‑signal design flows at block and full-chip level
  • Deep understanding of: Analog and RF design flows from schematic to signoff Physical verification, extraction, and post‑layout simulation Advanced-node layout challenges and reliability considerations Experience with layout productivity optimization and methodology deployment at scale
Position Requirements
  • BSEE required, MSEE or higher strongly preferred 5–10 or more years of experience in Digital IC , Custom IC, Analog, or RF design or layout
  • Demonstrated expertise in Innovus-based and Virtuoso-based design environments
  • Exposure to or strong interest in AI-driven design methodologies and agent-based automation frameworks
  • Exposure to chiplet design flows , packaging and IP design a plus
  • Strong collaboration and customer‑facing experience
  • Ability to travel approximately 25 percent, primarily within North America

The annual salary range for California is $248,000 to $372,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.

Benefits
  • paid vacation
  • paid holidays
  • 401(k) plan with employer match
  • employee stock purchase plan
  • a variety of medical, dental and vision plan options

Additional Jobs Equal Employment Opportunity Policy: Cadence is committed to equal employment opportunity throughout all levels of the organization. Read the policy(opens in a new tab)

We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact staffing@cadence.com.

Privacy Policy: Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab).

E-Verify Cadence participates in the E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K)

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences. Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence. Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Digital IC, Account Technology Executive (ATX)
Digital IC, Account Technology Executive (ATX)

Cadence Design Systems • San Diego (CA)

Hybrid
USD 192,000 - 288,000
Paid vacation
401(k) plan
Employee stock purchase plan
+3
Sr Account Technical Executive II
Sr Account Technical Executive II

Cadence • California (MO)

On-site
USD 248,000 - 372,000
Bonus
Equity
Benefits package
Sr Account Technical Executive II
Sr Account Technical Executive II

Cadence • San Jose (CA)

On-site
USD 248,000 - 372,000
Medical, dental, vision
Bonus and equity
401(k) with employer match
Application Engineer, RTL2GDS Sr Director
Application Engineer, RTL2GDS Sr Director

Cadence Design Systems • San Jose (CA)

Hybrid
USD 210,000 - 390,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+2
RTL2GDS, Sr Principal AE
RTL2GDS, Sr Principal AE

Cadence Design Systems • San Jose (CA)

On-site
USD 144,000 - 267,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
RTL2 GDS, Sr Principal AE
RTL2 GDS, Sr Principal AE

Cadence Design Systems • Northern (KY)

Hybrid
USD 126,000 - 234,000
Paid vacation
Paid holidays
401(k) matching
+1
Principal Product Engineer – Virtuoso Backend Flows
Principal Product Engineer – Virtuoso Backend Flows

Cadence Design Systems • San Jose (CA)

On-site
USD 137,000 - 254,000
Paid vacation and holidays
401(k) with employer match
Employee stock purchase plan
+1
Sr Account Executive II
Sr Account Executive II

Cadence Design Systems • San Jose (CA), Northern (KY)

On-site
USD 248,000 - 372,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental and vision plans
+1
Lead Solutions Engineer– Back Office Transformation
Lead Solutions Engineer– Back Office Transformation

Cadence Design Systems • San Jose (CA)

On-site
USD 114,800 - 213,200
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Product Engineer II (EMIR / PDN Analysis & Power Integrity)
Product Engineer II (EMIR / PDN Analysis & Power Integrity)

Cadence Design Systems • Austin (TX), Northern (KY)

Hybrid
USD 102,000 - 189,000
Paid vacation
401(k) with employer match
Employee stock purchase plan
+1