RTL2GDS IC Sr. Principal Design Engineer

Cadence

San Jose (CA)

On-site

USD 161,000 - 299,000

Full time

5 days ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Bonus
Equity
Benefits

Job summary

Cadence seeks an energetic Senior Pre-sales Engineer for Digital IC at our California design center. You will support customers, drive pre- and post-sales activities for Cadence Digital IC tools.

Responsibilities include enabling customers on Place & Route flows, conducting demonstrations and benchmarks, and collaborating with R&D to improve flows while mentoring junior engineers. Competitive salary and benefits offered.

Qualifications

  • Requires a BS, MS, or PhD in EE with 10–12 years in digital implementation/EDA.
  • Deep understanding of ASIC design flow from RTL to GDS.
  • Hands-on with Place & Route and synthesis tools as listed.
  • Experience with STA/SDC debugging and power/clock analysis.
  • Strong customer-facing communication and presentation skills.

Responsibilities

  • Provide technical support to customers in Digital Design Implementation & Signoff.
  • Guide customers on how to utilize Cadence tools to meet goals.
  • Conduct technical presentations and product demonstrations.
  • Drive evaluations/benchmarks to success.
  • Collaborate with R&D to enhance tools and methodologies.
  • Drive adoption of Cadence tools and technologies.
  • Augment flows using Tcl and other scripting.
  • Capture best practices from evaluations to improve next engagements.
  • Provide technical support when developing business cases.
  • Mentor junior engineers.

Skills

Place & Route
Scripting (Perl/Tcl/Shell)
Customer interaction
Analytical thinking

Education

BS/MS/PhD in EE

Tools

Innovus
ICC2
Fusion Compiler
Genus
RTL Compiler
Design Compiler

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Description

The ideal candidate will be energetic, innovative and enthused with how to help customers, solve their toughest Digital Implementation problems using Cadence technology. Will drive Pre-sales and Post–sales activities at advanced nodes for Cadence Digital IC products.

Key Responsibilities
  • Provide technical support to Cadence customers in the areas of Digital Design Implementation & Signoff including Synthesis, Place and Route, Design Closure, and timing/power signoff
  • Guide customers on how to best utilize Cadence technologies to achieve their design goals and meet project schedules
  • Conduct technical presentations and product demonstrations
  • Drive technical evaluations/benchmarks to success
  • Work closely with R&D to enhance the tools and methodologies to meet and exceed customer’s requirements
  • Drive adoption and proliferation of Cadence tools and technologies
  • Amend and augment the flow as needed using Tcl and/or other programming skills to meet objectives and improve results/flows
  • Capture best practices and lessons learned from current evaluations/benchmarks and utilize to improve efficiency and success rate in next engagements
  • Provide technical support, when developing business case for process improvement projects.
  • Provide mentorship to junior engineers
Job Requirements
  • Requires a BS or MS or PhD in EE with/or 10-12 years industry related experience in design and EDA (Digital Implementation/Signoff)
  • Understands ASIC Design implementation process and steps
  • Strong hands-on experience with Place & Route (Innovus, ICC2, Fusion Compiler)
  • Exposure and experience with Synthesis (Genus, RTL Compiler, Design Compiler)
  • Experience with EDA tools in the IC digital implementation & signoff flows (STA tools)
  • Strong STA and SDC debugging abilities are required.
  • Low power analysis, Clock design/analysis and hands‑on 7/5nm technology node experience a plus.
  • Automation skills using Perl, Tcl and shell scripting essential
  • Strong analytical & analysis skills covering digital implementation is critical.
  • Proven track record and experience working in a fast paced environment
  • Excellent customer interaction & presentation skills

The annual salary range for California is $161,000 to $299,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

RTL2GDS IC Sr. Principal Design Engineer
RTL2GDS IC Sr. Principal Design Engineer

Cadence Design Systems • San Jose (CA)

On-site
USD 161,000 - 299,000
Health insurance
401(k) plan with employer match
RTL2GDS, Product Engineering Architect
RTL2GDS, Product Engineering Architect

Cadence • San Jose (CA)

On-site
USD 179,000 - 332,000
RTL2 GDS, Sr Principal AE
RTL2 GDS, Sr Principal AE

Cadence • Colorado

On-site
USD 126,000 - 234,000
Salary: competitive compensation
IC RTL2GDS Architect, AE
IC RTL2GDS Architect, AE

Cadence • San Jose (CA)

On-site
USD 157,500 - 292,500
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Digital Implementation AE Architect
Digital Implementation AE Architect

Cadence • San Jose (CA)

On-site
USD 157,500 - 292,500
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
RTL2 GDS, Sr Principal AE
RTL2 GDS, Sr Principal AE

Cadence Design Systems • Colorado

On-site
USD 126,000 - 234,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
IC RTL2GDS Architect, AE
IC RTL2GDS Architect, AE

Cadence Design Systems • San Jose (CA)

On-site
USD 157,500 - 292,500
401(k) plan with employer match
Employee stock purchase plan
Paid vacation and paid holidays
+1
RTL2GDS, Product Engineering Architect
RTL2GDS, Product Engineering Architect

Cadence Design Systems • San Jose (CA)

On-site
USD 179,000 - 332,000
Bonus & Equity
Medical / Dental / Vision
Paid time off
RTL2 GDS, Sr Principal AE
RTL2 GDS, Sr Principal AE

Cadence Design Systems • Northern (KY)

On-site
USD 126,000 - 234,000
Paid vacation
Paid holidays
401(k) matching
+1
Sr Principal Design Engineer
Sr Principal Design Engineer

Cadence • San Jose (CA)

On-site
USD 154,000 - 286,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1