IC Package Design Engineer - SiP/3D-IC for Data Center

Qualcomm

San Diego (CA)

On-site

USD 160,000 - 240,000

Full time

11 days ago

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Qualcomm Technologies, Inc. seeks an IC Package Design Engineer to own advanced package selection, SiP feasibility, and physical design across SoCs.

You will coordinate with multi-functional teams to optimize mechanical, electrical, and thermal performance, and drive verification and automation strategies for efficient package release. Applicants should have a Master’s degree with 5+ years in electrical/mechanical/materials engineering, proficiency with Cadence APD/SiP and xPD, and hands-on

Qualifications

  • Master's degree in electrical engineering, mechanical engineering, materials science, or related fields (5+ years).
  • Proven fundamentals in electrical, material, thermal, or mechanical engineering fields.
  • Experience with sophisticated package configurations (Flip Chip BGA, 2.5D/3D Interposer).

Responsibilities

  • Own and drive advanced package selection, new generation product package structure, and configuration optimization.
  • Responsible for package/SIP physical design and layout, optimization, DV, and tape out.
  • Collaborate with multi-functional teams to optimize mechanical, electrical, and thermal performance for various chips.
  • Define and develop design verification and automation strategy to strengthen package design and release flows.
  • Optimize package pin-out and ensure SI/PI compliance.
  • Drive innovations in package design with vendors and developers; develop CAD tools and verification flows.

Skills

Cadence APD/SiP
Package design
DFM/DFX rules
Electrical/EM theory
SI/PI concepts

Education

Master's degree in electrical/mechanical/materials or related

Tools

Cadence Allegro
xPD/SiP tooling
Calibre
XtractIM
HFSS
Q3D
PowerSI

Job description

Qualcomm Technologies, Inc. seeks an IC Package Design Engineer to own advanced package selection, SiP feasibility, and physical design across SoCs.

You will coordinate with multi-functional teams to optimize mechanical, electrical, and thermal performance, and drive verification and automation strategies for efficient package release. Applicants should have a Master’s degree with 5+ years in electrical/mechanical/materials engineering, proficiency with Cadence APD/SiP and xPD, and hands-on

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Lead IC Packaging & SiP Design Engineer
Lead IC Packaging & SiP Design Engineer

Qualcomm Incorporated • San Diego (CA)

On-site
USD 160,000 - 240,000
Senior Package Design Engineer - SoC, SiP & 3D Packaging
Senior Package Design Engineer - SoC, SiP & 3D Packaging

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 160,000 - 240,000
Annual bonus
RSU grants
Benefits package
Staff Package Design Engineer: SoC & SiP Innovation
Staff Package Design Engineer: SoC & SiP Innovation

Qualcomm • Santa Clara (CA)

On-site
USD 154,000 - 252,800
Principal Engineer - 2.5D/3D Package Design
Principal Engineer - 2.5D/3D Package Design

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 210,000 - 315,000
Bonus program
RSU grants
Competitive benefits
Packaging SIPI Engineer, Sr. Staff
Packaging SIPI Engineer, Sr. Staff

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 180,400 - 270,600
Senior SIPI Engineer: DDR/SerDes Package Expert
Senior SIPI Engineer: DDR/SerDes Package Expert

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 134,000 - 201,000
Package Design Engineer - Staff
Package Design Engineer - Staff

Qualcomm Incorporated • San Diego (CA)

On-site
USD 160,000 - 240,000
Senior IC Packaging Mechanical Simulation Engineer
Senior IC Packaging Mechanical Simulation Engineer

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 160,000 - 240,000
Package Design Engineer – Principal Engineer
Package Design Engineer – Principal Engineer

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 210,000 - 315,000
Senior Packaging SIPI Engineer & System Lead
Senior Packaging SIPI Engineer & System Lead

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 180,400 - 270,600