Hybrid ASIC Micro-Architect & RTL Designer (Mountain View)

MatX Inc.

Mountain View (CA)

Hybrid

USD 160,000 - 600,000

Full time

14 days+
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Benefits offered by this job

PTO & Holidays
Medical insurance
Dental & Vision
401K matching
Parental leave
Relocation assistance

Job summary

MatX Inc. is building a silicon-first compute platform for AGI. We seek silicon micro-architects and design engineers to deliver high-performance, power-efficient silicon for CPUs, GPUs, and accelerators.

You will contribute to architecture-to-design methodologies, own subsystems, and push for sign-off through tapeout. Hybrid work from Mountain View, CA 3 days a week, with rich benefits and compensation.

Qualifications

  • 5+ years of silicon design experience from architecture to production.
  • Experience with micro-architecture, sign-off, and tapeout processes.
  • Strong debugging, verification, and timing closure skills.
  • Experience with DFT, physical design, and timing, power optimization.
  • Collaborative with verification teams to meet targets.

Responsibilities

  • Contribute to silicon architecture-to-design methodology across blocks, subsystems, fullchip design.
  • Own subsystem or chip-level silicon design deliverables from micro-architecture to sign-off ready design.
  • Plan and drive intermediate and sign-off reviews on micro-architecture and design specifications, execution progress, area and timing closure toward milestones including tapeout.
  • Work closely with verification, DFT, and physical design co-owners to deliver high performance-power-area results.

Skills

SystemVerilog
Python
C/C++
ASICs
Design verification

Job description

MatX Inc. is building a silicon-first compute platform for AGI. We seek silicon micro-architects and design engineers to deliver high-performance, power-efficient silicon for CPUs, GPUs, and accelerators.

You will contribute to architecture-to-design methodologies, own subsystems, and push for sign-off through tapeout. Hybrid work from Mountain View, CA 3 days a week, with rich benefits and compensation.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Silicon Micro-Architect & RTL Design Engineer
Silicon Micro-Architect & RTL Design Engineer

MatX • Mountain View (CA)

Hybrid
USD 260,000 - 600,000
Paid time off
Health insurance
401K with company contribution
+1
SOC Micro-Architect and RTL Designer
SOC Micro-Architect and RTL Designer

Acceler8 Talent • Mountain View (CA)

Hybrid
USD 180,000 - 220,000
AI Silicon Architect: RTL & Microarchitecture for Tape-out
AI Silicon Architect: RTL & Microarchitecture for Tape-out

Acceler8 Talent • Mountain View (CA)

Hybrid
USD 180,000 - 220,000
Senior SoC Micro-Architect & RTL Designer (Hybrid)
Senior SoC Micro-Architect & RTL Designer (Hybrid)

Platform Recruitment • San Francisco (CA)

Hybrid
USD 160,000 - 600,000
Generous PTO
Medical/dental/vision
401(k) match
+3
Micro-Architect and RTL Designer
Micro-Architect and RTL Designer

MatX • Mountain View (CA)

On-site
USD 260,000 - 600,000
Paid time off
Health insurance
401K with company contribution
+1
GenAI Hardware Architect for High-Performance Silicon
GenAI Hardware Architect for High-Performance Silicon

MatX • Mountain View (CA)

Hybrid
USD 120,000 - 600,000
4 weeks PTO + holidays
Health insurance
Remote work up to 3 weeks
+1
RTL Design Micro-Architect for AI Accelerators (Remote)
RTL Design Micro-Architect for AI Accelerators (Remote)

Acceler8 Talent • Mountain View (CA)

Remote
USD 140,000 - 210,000
SOC Micro-Architect & RTL Designer
SOC Micro-Architect & RTL Designer

Platform Recruitment • San Francisco (CA)

Hybrid
USD 160,000 - 600,000
Generous PTO
Medical/dental/vision
401(k) match
+3
Senior ASIC Architect for SoC & ML Hardware
Senior ASIC Architect for SoC & ML Hardware

Meta • Phoenix (AZ)

On-site
USD 178,000 - 250,000
Silicon Engineer: ML/Video Acceleration ASIC Design
Silicon Engineer: ML/Video Acceleration ASIC Design

Meta • Sunnyvale (CA)

On-site
USD 114,000 - 172,000
Bonus
Equity
Benefits