HSIO Serdes Validation Engineer - PCIe/DDR Expert

ScaleFlux, Inc.

Milpitas (CA)

On-site

USD 120,000 - 160,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

ScaleFlux, Inc. is seeking a High-Speed IO Serdes Validation Engineer in Milpitas, CA. You will own HSIO validation, characterization, and mass production readiness, working hands-on with leadership to ensure quality and process excellence.

You will collaborate with top engineers to validate PCIe, DDR4/DDR5 memory interfaces and develop automated data collection and analysis scripts. On-site work is required in a fast-growing storage and analytics environment.

Qualifications

  • BS or MS in Electrical Engineering or related field.
  • 5+ years of hands-on bench validation in semiconductor or system environments.
  • Proven PCIE Gen1-6 and LP/DDR4/DDR5 memory interface experience.
  • Proficient in Python for validation, automation, and data analysis.
  • Strong understanding of electrical, signal, and power integrity.
  • Experience with ATE or system-level testing is a plus.
  • Excellent communication and cross-functional collaboration.

Responsibilities

  • Bench validation, electrical characterization, and interoperability of high-performance memory controller chips.
  • PCIe PHY high-speed interface testing and characterization.
  • DDR4/DDR5 memory characterization, link training, and performance validation.
  • Set up and use HS scope, BERT, and Logic Analyzer for validation.
  • Define and execute test methodologies to validate silicon designs against specifications.
  • Develop and refine validation methodologies to improve design coverage and time-to-market.
  • Collaborate with Design, Architecture, Verification, HW, SW, and Operations teams to root cause issues.
  • Contribute to project planning, budgeting, and resource allocation.

Skills

Bench validation
PCIe testing
DDR4/DDR5
Python scripting
Signal integrity
Lab tools
Test automation
Cross-functional teamwork
Test planning

Education

Electrical Engineering degree

Tools

BERT
Logic Analyzer
Oscilloscope
Test equipment

Job description

ScaleFlux, Inc. is seeking a High-Speed IO Serdes Validation Engineer in Milpitas, CA. You will own HSIO validation, characterization, and mass production readiness, working hands-on with leadership to ensure quality and process excellence.

You will collaborate with top engineers to validate PCIe, DDR4/DDR5 memory interfaces and develop automated data collection and analysis scripts. On-site work is required in a fast-growing storage and analytics environment.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

High-Speed IO (HSIO) Serdes Validation Engineer
High-Speed IO (HSIO) Serdes Validation Engineer

ScaleFlux, Inc. • Milpitas (CA)

On-site
USD 120,000 - 160,000
Senior High-Speed Hardware Engineer: PCIe & Serdes Validation
Senior High-Speed Hardware Engineer: PCIe & Serdes Validation

Veriipro • San Jose (CA)

On-site
USD 180,000 - 240,000
HSIO Validation Engineer – PCIe Gen5/6/7 & UALink
HSIO Validation Engineer – PCIe Gen5/6/7 & UALink

Advanced Micro Devices, Inc. • Santa Clara (CA)

On-site
USD 140,000 - 210,000
Senior PCIe Post-Silicon Characterization Engineer
Senior PCIe Post-Silicon Characterization Engineer

Hikinex • Palo Alto (CA)

On-site
USD 140,000 - 210,000
Senior HSIO Bench Test Engineer - High-Speed SerDes
Senior HSIO Bench Test Engineer - High-Speed SerDes

Qualcomm • San Diego (CA)

On-site
USD 111,000 - 167,000
Competitive bonus program
RSU grants
High-Speed SerDes Test and Validation Engineer
High-Speed SerDes Test and Validation Engineer

Synopsys Inc • Hillsboro (OR)

On-site
USD 120,000 - 170,000
Health benefits
Wellness programs
Senior High-Speed Silicon Validation Engineer
Senior High-Speed Silicon Validation Engineer

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 118,000 - 177,000
On-Site PCIe SerDes Characterization Engineer - Palo Alto
On-Site PCIe SerDes Characterization Engineer - Palo Alto

Hikinex • Palo Alto (CA)

On-site
USD 120,000 - 150,000
Senior Silicon Validation Lead: High-Speed SerDes
Senior Silicon Validation Lead: High-Speed SerDes

Synopsys • Hillsboro (OR)

On-site
USD 180,000 - 240,000
Annual bonus
Equity
Health benefits
+1
Senior Mixed-Signal PHY Validation Engineer (Post-Silicon, Hybrid)
Senior Mixed-Signal PHY Validation Engineer (Post-Silicon, Hybrid)

100 Intel Corporation • Folsom (CA)

Hybrid
USD 142,000 - 200,000
Health benefits
Stock bonuses
Retirement plan
+1