Head of Defect Modeling & Testing (2D/3D Packaging)

TSMC - Taiwan Semiconductor Manufacturing Company Limited

San Jose (CA)

Presencial

USD 153.000 - 244.000

Jornada completa

Hace 5 días
Sé de los primeros/as/es en solicitar esta vacante
Generador de candidaturas

No envíes un currículum genérico — crea un currículum y una carta de presentación adaptados a este puesto concreto.

Supera los filtros ATS

Descripción de la vacante

TSMC - Taiwan Semiconductor Manufacturing Company Limited is seeking an experienced Technical Manager to lead advanced defect modeling and testing for next‑gen 2.5D/3D packaging in San Jose, CA. You will build models, run SPICE simulations, and guide cross‑functional teams across design, process, and reliability.

The role demands 15+ years in defect physics and reliability for semiconductor devices, with strong scripting (Python/Perl/C++) and ATPG skills.

Formación

  • Master’s or Ph.D. in Computer Engineering, Semiconductor Physics, or related field.
  • 15+ years of experience in failure mechanisms, defect physics, testing, or reliability analyses for semiconductor devices.
  • Proficiency with SPICE tools, LVS/DRC, and ATPG for packaging/advanced nodes; programming in Python, Perl, C++.
  • Familiarity with AI/ML for defect prediction is a plus.
  • Contributions through patents/publications in defect modeling or advanced packaging.

Responsabilidades

  • Develop defect models for 2D and 3D structures and perform root-cause analyses of defects.
  • Run SPICE simulations and generate defect-oriented test patterns using ATPG tools.
  • Design and optimize test structures and collaborate with cross functional teams.
  • Advance research methodologies and contribute to patents and publications.
  • Balance fundamental research with collaboration across design, process, and manufacturing teams.

Conocimientos

Defect modeling
Cross-functional collaboration
Research & development
Failure mechanisms
3D packaging knowledge

Educación

Master’s or Ph.D. in Computer Engineering, Semiconductor Physics, or related field

Herramientas

SPICE simulation tools
LVS/DRC verification
DFT/ATPG for packaging
Python
Perl
C++

Descripción del empleo

TSMC - Taiwan Semiconductor Manufacturing Company Limited is seeking an experienced Technical Manager to lead advanced defect modeling and testing for next‑gen 2.5D/3D packaging in San Jose, CA. You will build models, run SPICE simulations, and guide cross‑functional teams across design, process, and reliability.

The role demands 15+ years in defect physics and reliability for semiconductor devices, with strong scripting (Python/Perl/C++) and ATPG skills.

Consigue la evaluación confidencial y gratuita de tu currículum.

o arrastra y suelta tu archivo aquí

Similar jobs

Puestos de trabajo similares que vale la pena comparar

Advanced Defect Modeling and Testing (Technical Manager) (7101)
Advanced Defect Modeling and Testing (Technical Manager) (7101)

TSMC • San Jose (CA)

Presencial
USD 152.500 - 244.000
Market-competitive pay
Comprehensive benefits
Opportunities for development
Advanced Defect Modeling and Testing (Technical Manager) (7101)
Advanced Defect Modeling and Testing (Technical Manager) (7101)

TSMC - Taiwan Semiconductor Manufacturing Company Limited • San Jose (CA)

Presencial
USD 153.000 - 244.000
Senior Defect Modeling & Testing Architect
Senior Defect Modeling & Testing Architect

TSMC • San Jose (CA)

Presencial
USD 152.500 - 244.000
Market-competitive pay
Comprehensive benefits
Opportunities for development
Senior Substrate & Advanced Packaging Engineer (3DIC)
Senior Substrate & Advanced Packaging Engineer (3DIC)

TSMC • San Jose (CA)

Presencial
USD 153.500 - 250.000
Comprehensive benefits
Market-competitive pay
Extensive development opportunities
Account & Technical Manager — 2.5D/3D Packaging
Account & Technical Manager — 2.5D/3D Packaging

TSMC - Taiwan Semiconductor Manufacturing Company Limited • California

Híbrido
USD 132.000 - 187.000
Senior Substrate & Advanced Packaging Engineer (3DIC)
Senior Substrate & Advanced Packaging Engineer (3DIC)

TSMC - Taiwan Semiconductor Manufacturing Company Limited • San Jose (CA)

Presencial
USD 154.000 - 250.000
Senior Semiconductor Quality & Reliability Engineer
Senior Semiconductor Quality & Reliability Engineer

TSMC - Taiwan Semiconductor Manufacturing Company Limited • Arizona

Presencial
USD 110.000 - 160.000
Staff Engineer, Advanced SiP Packaging & Simulation
Staff Engineer, Advanced SiP Packaging & Simulation

El Camino Health • City of Syracuse (NY)

Presencial
USD 101.000 - 178.000
Medical
Dental
Vision
+6
Senior Semiconductor Quality & Reliability Engineer
Senior Semiconductor Quality & Reliability Engineer

TSMC • Austin (TX)

Presencial
USD 100.000 - 140.000
Medical coverage
Dental coverage
Vision coverage
+3
Senior Semiconductor Packaging Modeling Lead - Hybrid
Senior Semiconductor Packaging Modeling Lead - Hybrid

NVIDIA Corporation • Santa Clara (CA)

Híbrido
USD 124.000 - 224.000
Equity
Benefits