DSP Hardware Design Engineer — AI/Accelerator Focus

Cadence

San Jose (CA)

On-site

USD 137,000 - 254,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Paid vacation and holidays
401(k) match
Employee stock purchase plan
Medical, dental, and vision plans

Job summary

Cadence seeks a senior DSP/CPU design specialist in California to advance state-of-the-art digital logic for high-performance processors and accelerators. You will apply Verilog/SystemVerilog expertise, leverage EDA tools, and contribute to data-path design and DSP algorithms across audio, speech, image, and video domains.

The role emphasizes strong communication, self-motivation, and a proactive approach to learning and contributing within the Cadence technology ecosystem.

Qualifications

  • MS in EE/Computer Engg. with 5+ years of relevant CPU/DSP design experience.
  • Excellent logic design skills demonstrated by CPU/DSP/NPU/Hardware Accelerator implementations/tape-outs.
  • Experience in data-path component design is a plus.
  • Excellent knowledge of Verilog/SystemVerilog and popular EDA implementation, simulation and verification tools.
  • Experience in AI-native logic design, analysis and/or optimization workflows is a plus.
  • Good knowledge of computer architecture and pipeline designs is required.
  • Experience in scripting languages. Perl knowledge is required.
  • Experience with assembly language programming is a plus.
  • Knowledge of DSP algorithms in audio, speech, image, video and communication domains is a plus.

Skills

CPU/DSP design
Verilog/SystemVerilog
AI-native logic design
Computer architecture
Pipelining concepts
DSP algorithms
C/C++ understanding
Communication skills

Education

MS in EE/Computer Engg.

Tools

Verilog
SystemVerilog
EDA tools
Perl
Assembly language
C/C++ compilers

Job description

Cadence seeks a senior DSP/CPU design specialist in California to advance state-of-the-art digital logic for high-performance processors and accelerators. You will apply Verilog/SystemVerilog expertise, leverage EDA tools, and contribute to data-path design and DSP algorithms across audio, speech, image, and video domains.

The role emphasizes strong communication, self-motivation, and a proactive approach to learning and contributing within the Cadence technology ecosystem.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

DSP Hardware Design Engineer — AI/NPU Accelerators
DSP Hardware Design Engineer — AI/NPU Accelerators

Cadence Design Systems • San Jose (CA)

On-site
USD 137,000 - 254,000
Vacation & holidays
401(k) with match
Employee stock purchase plan
+1
Senior DSP Hardware Design Engineer — AI-Ready
Senior DSP Hardware Design Engineer — AI-Ready

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 137,000 - 254,000
DSP Hardware Design Engineer
DSP Hardware Design Engineer

Cadence Design Systems • San Jose (CA)

On-site
USD 137,000 - 254,000
Vacation & holidays
401(k) with match
Employee stock purchase plan
+1
DSP Hardware Design Engineer
DSP Hardware Design Engineer

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 137,000 - 254,000
DSP Hardware Design Engineer
DSP Hardware Design Engineer

Cadence • San Jose (CA)

On-site
USD 137,000 - 254,000
Paid vacation and holidays
401(k) match
Employee stock purchase plan
+1
DSP Verification Engineer for AI/ML Accelerators
DSP Verification Engineer for AI/ML Accelerators

Google Inc. • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Equity
Benefits
Remote Digital IC Design Engineer — High-Performance SoCs
Remote Digital IC Design Engineer — High-Performance SoCs

Apple • San Diego (CA)

Remote
USD 35,817 - 48,216
DSP System Architect for High-Performance ASICs
DSP System Architect for High-Performance ASICs

Broadcom Inc. • Irvine (CA)

On-site
USD 110,000 - 176,000
Discretionary bonus
Equity grant
Annual equity awards
+3
Digital Design Engineer
Digital Design Engineer

Cirrus Logic • Chandler (AZ)

On-site
USD 85,000 - 115,000
Senior PHY-DSP Algorithm Engineer
Senior PHY-DSP Algorithm Engineer

Lyte AI • Sunnyvale (CA)

On-site
USD 190,000 - 240,000
Competitive salary
Equity
Medical/dental/vision coverage
+3