DSP Hardware Design Engineer — AI/Accelerator Focus

Cadence

San Jose (CA)

On-site

USD 137,000 - 254,000

Full time

19 hours ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Paid vacation and holidays
401(k) match
Employee stock purchase plan
Medical, dental, and vision plans

Job summary

Cadence seeks a senior DSP/CPU design specialist in California to advance state-of-the-art digital logic for high-performance processors and accelerators. You will apply Verilog/SystemVerilog expertise, leverage EDA tools, and contribute to data-path design and DSP algorithms across audio, speech, image, and video domains.

The role emphasizes strong communication, self-motivation, and a proactive approach to learning and contributing within the Cadence technology ecosystem.

Qualifications

  • MS in EE/Computer Engg. with 5+ years of relevant CPU/DSP design experience.
  • Excellent logic design skills demonstrated by CPU/DSP/NPU/Hardware Accelerator implementations/tape-outs.
  • Experience in data-path component design is a plus.
  • Excellent knowledge of Verilog/SystemVerilog and popular EDA implementation, simulation and verification tools.
  • Experience in AI-native logic design, analysis and/or optimization workflows is a plus.
  • Good knowledge of computer architecture and pipeline designs is required.
  • Experience in scripting languages. Perl knowledge is required.
  • Experience with assembly language programming is a plus.
  • Knowledge of DSP algorithms in audio, speech, image, video and communication domains is a plus.

Skills

CPU/DSP design
Verilog/SystemVerilog
AI-native logic design
Computer architecture
Pipelining concepts
DSP algorithms
C/C++ understanding
Communication skills

Education

MS in EE/Computer Engg.

Tools

Verilog
SystemVerilog
EDA tools
Perl
Assembly language
C/C++ compilers

Job description

Cadence seeks a senior DSP/CPU design specialist in California to advance state-of-the-art digital logic for high-performance processors and accelerators. You will apply Verilog/SystemVerilog expertise, leverage EDA tools, and contribute to data-path design and DSP algorithms across audio, speech, image, and video domains.

The role emphasizes strong communication, self-motivation, and a proactive approach to learning and contributing within the Cadence technology ecosystem.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

DSP Hardware Design Engineer
DSP Hardware Design Engineer

Cadence • San Jose (CA)

On-site
USD 137,000 - 254,000
Paid vacation and holidays
401(k) match
Employee stock purchase plan
+1
Digital IC Design Engineer – Low-Power DSP
Digital IC Design Engineer – Low-Power DSP

NeuroTechX • South San Francisco (CA)

On-site
USD 116,000 - 234,000
Medical, dental, and vision insurance
Equity (RSUs)
401(k) plan
+5
Remote Digital IC Design Engineer — High-Performance SoCs
Remote Digital IC Design Engineer — High-Performance SoCs

Apple • San Diego (CA)

Remote
Senior Digital ASIC Architect & DSP Lead
Senior Digital ASIC Architect & DSP Lead

Analog Devices • Durham (NC)

On-site
USD 131,000 - 191,000
Discretionary bonus
Medical, vision & dental coverage
401(k)
+1
Design Automation & Software Engineer - Cadence, AI/ML
Design Automation & Software Engineer - Cadence, AI/ML

3M HEALTHCARE • Wayne (CA)

On-site
USD 120,000 - 192,000
Digital Design Engineer
Digital Design Engineer

Cirrus Logic • Chandler (AZ)

On-site
USD 85,000 - 115,000
RTL Design Engineer for AI Accelerator SoC
RTL Design Engineer for AI Accelerator SoC

Mentium Technologies Inc. • Santa Barbara (CA)

On-site
USD 140,000 - 220,000
401(k)
Flexible PTO
Full PPO medical, dental, and vision
Senior Audio DSP Architect - Embedded AI & SoC Optimization
Senior Audio DSP Architect - Embedded AI & SoC Optimization

Analog Devices • Wilmington (MA)

On-site
USD 200,000 - 275,000
Medical, Vision, Dental
401k
Paid vacation/holidays/sick time
+1
Senior Digital Design Engineer - SoC IPs & Automation
Senior Digital Design Engineer - SoC IPs & Automation

Cadence Design Systems • Austin (TX)

On-site
USD 120,000 - 160,000
Senior ASIC Design Engineer – SoC, RTL & IP Acceleration
Senior ASIC Design Engineer – SoC, RTL & IP Acceleration

Meta • Sunnyvale (CA)

On-site
USD 146,000 - 209,000
Bonus
Equity
Benefits