DSP Hardware Design Engineer

Cadence

San Jose (CA)

On-site

USD 137,000 - 254,000

Full time

31 hours ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Benefits offered by this job

Paid vacation and holidays
401(k) match
Employee stock purchase plan
Medical, dental, and vision plans

Job summary

Cadence seeks a senior DSP/CPU design specialist in California to advance state-of-the-art digital logic for high-performance processors and accelerators. You will apply Verilog/SystemVerilog expertise, leverage EDA tools, and contribute to data-path design and DSP algorithms across audio, speech, image, and video domains.

The role emphasizes strong communication, self-motivation, and a proactive approach to learning and contributing within the Cadence technology ecosystem.

Qualifications

  • MS in EE/Computer Engg. with 5+ years of relevant CPU/DSP design experience.
  • Excellent logic design skills demonstrated by CPU/DSP/NPU/Hardware Accelerator implementations/tape-outs.
  • Experience in data-path component design is a plus.
  • Excellent knowledge of Verilog/SystemVerilog and popular EDA implementation, simulation and verification tools.
  • Experience in AI-native logic design, analysis and/or optimization workflows is a plus.
  • Good knowledge of computer architecture and pipeline designs is required.
  • Experience in scripting languages. Perl knowledge is required.
  • Experience with assembly language programming is a plus.
  • Knowledge of DSP algorithms in audio, speech, image, video and communication domains is a plus.

Skills

CPU/DSP design
Verilog/SystemVerilog
AI-native logic design
Computer architecture
Pipelining concepts
DSP algorithms
C/C++ understanding
Communication skills

Education

MS in EE/Computer Engg.

Tools

Verilog
SystemVerilog
EDA tools
Perl
Assembly language
C/C++ compilers

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
The Position Requirements Are

  • MS in EE /Computer Engg. with 5+ years of relevant CPU or DSP design experience.
  • Excellent logic design skills as demonstrated by successful CPU/DSP/NPU/Hardware Accelerator implementations/tape-outs.
  • Experience in data-path component design is a plus.
  • Excellent knowledge of Verilog/SystemVerilog and popular EDA implementation, simulation and verification tools.
  • Experience in AI-native logic design, analysis and/or optimization workflows is a plus.
  • Good knowledge of computer architecture and pipe-line designs is required.
  • Experience in scripting languages. Good knowledge of Perl is required.
  • Experience with assembly language programming is a plus.
  • Knowledge and interest in commonly used DSP algorithms in audio, speech, image, video and communication domains is a plus
  • Understanding of C/C++ compilers is a plus.
  • Excellent written and oral communication skills necessary.
  • Self-starter, motivated and eager to learn and contribute to the development of state-of-the-art DSP products

The annual salary range for California is $136,500 to $253,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

DSP Hardware Design Engineer — AI/Accelerator Focus
DSP Hardware Design Engineer — AI/Accelerator Focus

Cadence • San Jose (CA)

On-site
USD 137,000 - 254,000
Paid vacation and holidays
401(k) match
Employee stock purchase plan
+1
Sr Principal Design Engineer
Sr Principal Design Engineer

Cadence • San Jose (CA)

On-site
USD 154,000 - 286,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Principal Analog I.C Engineer
Principal Analog I.C Engineer

Cadence • San Jose (CA)

On-site
USD 137,000 - 254,000
401(k) match
Employee stock purchase plan
Medical, dental, and vision plans
+2
Principal Design Engineer
Principal Design Engineer

Cadence • Cary (NC)

On-site
USD 136,000 - 254,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental, and vision plans
Principal Design Engineer
Principal Design Engineer

Cadence • San Jose (CA)

On-site
USD 136,000 - 254,000
Paid vacation and holidays
401(k) plan with employer match
Employee stock purchase plan
+1
Digital Implementation AE Architect
Digital Implementation AE Architect

Cadence • San Jose (CA)

On-site
USD 157,000 - 293,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
DSP Product Marketing Manager
DSP Product Marketing Manager

Cadence • San Jose (CA)

On-site
USD 154,000 - 286,000
Paid vacation and holidays
401(k) plan with employer match
Employee stock purchase plan
+1
Mixed-Signal, Sr Principal Design Engineer
Mixed-Signal, Sr Principal Design Engineer

Cadence • San Jose (CA)

On-site
USD 154,000 - 286,000
IC RTL2GDS Architect, AE
IC RTL2GDS Architect, AE

Cadence • San Jose (CA)

On-site
USD 157,000 - 293,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Senior AI Engineer
Senior AI Engineer

Cadence • San Jose (CA)

On-site
USD 98,000 - 182,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan