DSP Hardware Design Engineer

Cadence Design Systems, Inc.

San Jose (CA)

On-site

USD 137,000 - 254,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Cadence Design Systems, Inc. in San Jose, CA is seeking a highly skilled engineer to contribute to advanced CPU/DSP design efforts. The role focuses on logic design, Verilog/SystemVerilog, and integration with AI-native workflows.

The successful candidate will hold an MS in EE or Computer Eng, bring 5+ years of relevant experience, and work closely with cross-functional teams to deliver state-of-the-art DSP products while communicating effectively across disciplines.

Qualifications

  • MS in EE/Computer Eng with 5+ years CPU/DSP design experience.
  • Strong logic design with CPU/DSP/Hardware Accelerator implementations/tape-outs.
  • Experience in data-path component design is a plus.
  • Proficient in Verilog/SystemVerilog and EDA tools.
  • Experience in AI-native logic design and optimization workflows is a plus.
  • Good knowledge of computer architecture and pipe-line designs is required.
  • Experience with assembly language programming is a plus.
  • Knowledge of DSP algorithms in audio, speech, image, video and communication domains is a plus.
  • Understanding of C/C++ compilers is a plus.
  • Excellent written and oral communication skills.
  • Self-starter, motivated and eager to learn and contribute to the development of state-of-the-art DSP products

Skills

CPU/DSP design
Verilog/SystemVerilog
Scripting: Perl
C/C++ knowledge
Communication skills
Self-motivated
AI/logic design awareness

Education

MS in EE/Computer Eng

Tools

EDA tools
Assembly language

Job description

SAN JOSE

Full time

R56126

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

The Position Requirements are:

  • MS in EE /Computer Engg. with 5+ years of relevant CPU or DSP design experience.

  • Excellent logic design skills as demonstrated by successful CPU/DSP/NPU/Hardware Accelerator implementations/tape-outs.

  • Experience in data-path component design is a plus.

  • Excellent knowledge of Verilog/SystemVerilog and popular EDA implementation, simulation and verification tools.

  • Experience in AI-native logic design, analysis and/or optimization workflows is a plus.

  • Good knowledge of computer architecture and pipe-line designs is required.

  • Experience in scripting languages. Good knowledge of Perl is required.

  • Experience with assembly language programming is a plus.

  • Knowledge and interest in commonly used DSP algorithms in audio, speech, image, video and communication domains is a plus

  • Understanding of C/C++ compilers is a plus.

  • Excellent written and oral communication skills necessary.

  • Self-starter, motivated and eager to learn and contribute to the development of state-of-the-art DSP products

The annual salary range for California is $136,500 to $253,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

Additional Jobs (https://cadence.wd1.myworkdayjobs.com/addl_jobs)

Equal Employment Opportunity Policy:

Cadence is committed to equal employment opportunity throughout all levels of the organization.

  • Read the policy(opens in a new tab) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/equal-employment-opportunity-policy.pdf)

We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact staffing@cadence.com.

Privacy Policy:

Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) (https://www.cadence.com/en_US/home/privacy/privacy-policy.html) .

E-Verify Cadence participates in the

E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/e-verify-participation-poster.pdf)

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.

Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal EDA Software Engineer (C++, Characterization)
Principal EDA Software Engineer (C++, Characterization)

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 137,000 - 254,000
Paid vacation and holidays
401(k) plan with employer match
Employee stock purchase plan
DSP Hardware Design Engineer
DSP Hardware Design Engineer

Cadence Design Systems • San Jose (CA)

On-site
USD 137,000 - 254,000
Vacation & holidays
401(k) with match
Employee stock purchase plan
+1
Principal Software Engineer
Principal Software Engineer

Cadence Design Systems • New Jersey

On-site
USD 118,000 - 218,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+2
DSP Hardware Design Engineer
DSP Hardware Design Engineer

Cadence • San Jose (CA)

On-site
USD 137,000 - 254,000
Paid vacation and holidays
401(k) match
Employee stock purchase plan
+1
Lead Analog IC Design Engineer
Lead Analog IC Design Engineer

Cadence Design Systems • San Jose (CA)

On-site
USD 119,000 - 221,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental, and vision plans
+1
RTL2GDS Lead AE
RTL2GDS Lead AE

Cadence Design Systems • San Jose (CA)

On-site
USD 106,000 - 198,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental and vision plan
+1
Product Engineering Architect (Computational Electromagnetics & Signal/Power Integrity)
Product Engineering Architect (Computational Electromagnetics & Signal/Power Integrity)

Cadence Design Systems • San Jose (CA)

On-site
USD 186,000 - 345,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+2
SerDes IP Systems Engineering Director
SerDes IP Systems Engineering Director

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 179,000 - 332,000
Customer Engagement Architect
Customer Engagement Architect

Cadence Design Systems • San Jose (CA)

On-site
USD 186,000 - 345,000
Paid vacation & holidays
401(k) plan with employer match
Employee stock purchase plan
+1
Physical Design and Signoff, Sr. Principal AE
Physical Design and Signoff, Sr. Principal AE

Cadence Design Systems • San Jose (CA)

On-site
USD 148,000 - 276,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental, and vision plans