DSP System Architect for High-Performance ASICs
Broadcom Inc.
An application made for this job — a tailored resume and cover letter that speak straight to the posting.
Benefits offered by this job
Job summary
Broadcom Inc. in Irvine is seeking a full-time DSP System Architect to design and optimize digital signal processing and communications algorithms for robotics, UAV, and automotive applications.
You will use bit-exact C/C++ and MATLAB/Simulink for modeling and verification. Responsibilities include system-level simulations of transceivers, RTL-verified work, and documenting chip requirements, verification plans, and lab test procedures.
Qualifications
- Bachelor's in Engineering with 8+ years experience, or Master's with 6+ years, or PhD with 3+ years.
- Expertise in Digital Communication Theory & Digital Signal Processing algorithms.
- Experience in C/C++, MATLAB/Simulink.
- Experience with equalizers & timing recovery is highly desirable.
- Experience architecting communications systems for high-performance ASIC products is desirable.
- Good hands-on lab skills.
- Good oral and written communication skills.
Responsibilities
- Develop specification, architecture, and micro-architecture of digital signal processing and communications algorithms for Robotics, UAV and Automotive applications.
- Bit-exact C/C++ and MATLAB/Simulink system modeling and simulation.
- Develop and run system level simulation suites of the physical layer transceivers and perform vector matching verification with RTL simulations.
- Define and document chip requirements, architecture, verification and lab test plan.
- Lab testing and debug of ASICs.
Skills
Education
Job description
Broadcom Inc. in Irvine is seeking a full-time DSP System Architect to design and optimize digital signal processing and communications algorithms for robotics, UAV, and automotive applications.
You will use bit-exact C/C++ and MATLAB/Simulink for modeling and verification. Responsibilities include system-level simulations of transceivers, RTL-verified work, and documenting chip requirements, verification plans, and lab test procedures.
'/%3e%3cpath%20d='M101.744%2012.4726L102.894%2016.1947L99.0021%2013.2201L101.744%2012.4726ZM105.3%208.40937H100.488L99.0026%203.59473L97.5116%208.41047L92.7%208.40385L96.5965%2011.3834L95.1055%2016.1942L99.0021%2013.2196L101.408%2011.3834L105.3%208.40992V8.40937Z'%20fill='white'/%3e%3cdefs%3e%3clinearGradient%20id='paint0_linear_5593_1381'%20x1='90'%20y1='9.44471'%20x2='99'%20y2='9.44471'%20gradientUnits='userSpaceOnUse'%3e%3cstop%20stop-color='%2300AD70'/%3e%3cstop%20offset='0.998594'%20stop-color='%2300B67A'/%3e%3cstop%20offset='1'%20stop-color='%23DCDCE6'/%3e%3c/linearGradient%3e%3c/defs%3e%3c/svg%3e){kind=small}
