Director of Power Packaging & SiP Engineering

Renesas Electronics Corporation

Dallas (TX)

On-site

USD 180,000 - 240,000

Full time

14 days+
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Job summary

Renesas Electronics Corporation in Texas is seeking an experienced Senior Package Engineer to lead advanced power SiP packaging initiatives, including vertical power stages and power modules. You will drive design rules, roadmap execution, and close collaboration with product groups and reliability teams.

The role requires deep expertise in wafer-level and flip-chip packaging, with a track record of delivering robust production-ready solutions.

Qualifications

  • PhD/masters/bachelor in a relevant engineering field.
  • 15–20 years in package development focusing on power SiP/module.
  • Strong understanding of wafer-level and flip-chip packaging methods.
  • Knowledge of wire-bonding and multi-chip module technologies is a plus.
  • Excellent interpersonal, analytical and presentation skills.

Responsibilities

  • Lead package technology development and NPI for AI/Datacenter power packaging.
  • Define technology roadmap and manage R&D budget & customer adoption programs.
  • Collaborate with OSAT/CM to optimize processes and establish DOE and production specs.
  • Resolve process integration issues and ensure quality controls across production ramp-up.

Skills

Power SiP packaging
Wafer-level packaging
Wire-bonding
Interpersonal communication
Analytical skills
Presentation skills

Education

Bachelor/Master/PhD in Physics, Chemistry, Mechanical, Electrical or Materials Engineering
15–20 years experience in package development

Job description

Renesas Electronics Corporation in Texas is seeking an experienced Senior Package Engineer to lead advanced power SiP packaging initiatives, including vertical power stages and power modules. You will drive design rules, roadmap execution, and close collaboration with product groups and reliability teams.

The role requires deep expertise in wafer-level and flip-chip packaging, with a track record of delivering robust production-ready solutions.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Director, Power Packaging & SiP Innovation
Director, Power Packaging & SiP Innovation

Renesas Electronics • Dallas (TX)

On-site
USD 120,000 - 150,000
Director, Power Packaging & SiP Innovation
Director, Power Packaging & SiP Innovation

Renesas Electronics • San Jose (CA)

On-site
USD 230,000 - 260,000
Director, Power SiP Packaging & Wafer-Scale Interconnect
Director, Power SiP Packaging & Wafer-Scale Interconnect

Renesas Electronics • Austin (TX)

On-site
USD 160,000 - 230,000
Competitive benefits package
Director, Power Package Design & Wafer-Level Packaging
Director, Power Package Design & Wafer-Level Packaging

Renesas Electronics Corporation • San Jose (CA)

On-site
USD 230,000 - 260,000
Bonus opportunities
Competitive benefits
Senior Director — Power Packaging & SiP Innovation
Senior Director — Power Packaging & SiP Innovation

Renesas Electronics Corporation • Austin (TX)

On-site
USD 180,000 - 240,000
Director of Power Package Design & Integration
Director of Power Package Design & Integration

Renesas • San Jose (CA)

On-site
USD 230,000 - 260,000
Director of Power Packaging Engineering (SiP/WLP)
Director of Power Packaging Engineering (SiP/WLP)

Renesas • Phoenix (AZ)

On-site
USD 180,000 - 240,000
Director, Power Packaging & SiP Innovation
Director, Power Packaging & SiP Innovation

Renesas Electronics • Phoenix (AZ)

On-site
USD 180,000 - 240,000
Power SiP & Packaging Design Lead
Power SiP & Packaging Design Lead

Renesas • Tempe (AZ)

On-site
USD 120,000 - 180,000
Director of Advanced IC Packaging & Power SiP Solutions
Director of Advanced IC Packaging & Power SiP Solutions

Renesas Electronics • California (MO)

On-site
USD 200,000 - 250,000
Medical insurance
Health savings account
Dental insurance
+3