Director, ASIC Front-End Design & Implementation

Hewlett Packard Enterprise

Roseville (CA)

On-site

USD 230,000 - 300,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Health & wellbeing
Professional development program
Inclusive culture and benefits

Job summary

Hewlett Packard Enterprise is seeking a Director of ASIC Design & Front-End Implementation in Roseville, CA. You will lead RTL design and architecture efforts for next-generation networking ASICs, driving execution from architecture to tapeout and product deployment.

This role requires broad cross-functional leadership across Architecture, Verification, Physical Design, and Software. Ideal candidates have 15+ years in ASIC development, with 8+ years leading teams, plus strong experience in RTL,

Responsibilities

  • Lead RTL design and microarchitecture teams developing complex networking ASICs.
  • Drive design execution from architecture through RTL completion, ensuring performance, power, area, quality, cost, and schedule targets.
  • Collaborate with Architecture, Verification, Physical Design, Software, Emulation, Product Management, and Marketing to align requirements and plans.

Job description

Hewlett Packard Enterprise is seeking a Director of ASIC Design & Front-End Implementation in Roseville, CA. You will lead RTL design and architecture efforts for next-generation networking ASICs, driving execution from architecture to tapeout and product deployment.

This role requires broad cross-functional leadership across Architecture, Verification, Physical Design, and Software. Ideal candidates have 15+ years in ASIC development, with 8+ years leading teams, plus strong experience in RTL,

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Director of ASIC Design & Front-End Implementation
Director of ASIC Design & Front-End Implementation

HITEC • Roseville (CA)

On-site
USD 230,000 - 300,000
Senior ASIC Design Engineer – High-Speed Networking
Senior ASIC Design Engineer – High-Speed Networking

Hewlett Packard Enterprise Company • Roseville (CA)

Hybrid
USD 159,000 - 321,000
Senior Principal ASIC Design Lead — Networking
Senior Principal ASIC Design Lead — Networking

Hewlett Packard Enterprise Development LP • Roseville (CA)

On-site
USD 174,000 - 353,000
Senior Principal ASIC Design Lead – High-Perf Networking
Senior Principal ASIC Design Lead – High-Perf Networking

HITEC • Roseville (CA)

Hybrid
USD 174,000 - 353,000
Lead ASIC Design Engineer – High-Performance Networking
Lead ASIC Design Engineer – High-Performance Networking

Hewlett Packard Enterprise Development LP • Sunnyvale (CA)

Hybrid
USD 174,000 - 353,000
Health & Wellbeing
Professional development
Inclusive culture
+1
Senior ASIC Design Engineer — High-Speed Networking Chips
Senior ASIC Design Engineer — High-Speed Networking Chips

Hewlett Packard Enterprise Development LP • Roseville (CA)

On-site
USD 159,000 - 321,000
Director, ASIC Design & Front-End Implementation
Director, ASIC Design & Front-End Implementation

HITEC • Roseville (CA)

On-site
USD 230,000 - 300,000
Senior ASIC Verification Engineer – Lead VLSI Innovation
Senior ASIC Verification Engineer – Lead VLSI Innovation

Hewlett Packard Enterprise Development LP • Roseville (CA)

On-site
USD 153,500 - 310,500
Health & Wellbeing Benefits
Personal & Professional Development Programs
Flexible Work Management
Hybrid ASIC Design Engineer – High-Speed Networking
Hybrid ASIC Design Engineer – High-Speed Networking

Hewlett Packard Enterprise • Sunnyvale (CA)

Hybrid
USD 124,000 - 251,000
Hybrid work model
Health & wellbeing benefits
Career development
Senior VLSI/ASIC Design Architect (Hybrid)
Senior VLSI/ASIC Design Architect (Hybrid)

Hewlett Packard Enterprise • Sunnyvale (CA)

Hybrid
USD 174,000 - 353,000