Design Verification Engineer: SystemVerilog/UVM & SoCs

Amazon

Austin (TX)

On-site

USD 136,000 - 184,000

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Health insurance (medical, dental, vision)
401(k) matching
Paid time off
Parental leave

Job summary

Amazon in Austin, Texas is seeking a Design Verification Engineer to ensure hardware and software solutions meet functionality standards. Responsibilities include developing comprehensive verification plans and measuring team metrics. Ideal candidates should have a Bachelor's degree in Electrical Engineering or a related field, along with over 3 years of experience in design verification using System Verilog and UVM. Competitive salary ranging from $136,000 to $184,000 annually, alongside substantial benefits including health insurance, parental leave, and retirement plans.

Qualifications

  • 3+ years of design verification experience using System Verilog and UVM.
  • 3+ years of experience in testbench development including stimulus, checkers, assertions and coverage.

Responsibilities

  • Verify and validate that hardware and software solutions achieve desired functionality.
  • Develop and execute multi‑faceted verification and validation plans.
  • Measure team progress toward customer metrics.

Skills

Design verification using System Verilog
Testbench development
Scripting in Python or Perl
C/C++ and Object‑Oriented Programming

Education

Bachelor's degree in Electrical Engineering or a related field

Job description

Amazon in Austin, Texas is seeking a Design Verification Engineer to ensure hardware and software solutions meet functionality standards. Responsibilities include developing comprehensive verification plans and measuring team metrics. Ideal candidates should have a Bachelor's degree in Electrical Engineering or a related field, along with over 3 years of experience in design verification using System Verilog and UVM. Competitive salary ranging from $136,000 to $184,000 annually, alongside substantial benefits including health insurance, parental leave, and retirement plans.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Verification Engineer: VLSI/UVM, SV (Austin)
Senior Verification Engineer: VLSI/UVM, SV (Austin)

5 Star Recruitment • Austin (TX)

On-site
USD 100,000 - 130,000
Senior Design Verification Engineer - SystemVerilog/UVM
Senior Design Verification Engineer - SystemVerilog/UVM

Themesoft Inc. • Austin (TX)

On-site
USD 120,000 - 150,000
Design Verification Engineer - AI ASIC IP UVM/SystemVerilog
Design Verification Engineer - AI ASIC IP UVM/SystemVerilog

Etched.ai, Inc. • Austin (TX)

Hybrid
USD 90,000 - 120,000
Medical, dental, and vision packages
$500 credit for waiving medical benefits
Wellness benefits covering fitness and mental health
+1
Senior VLSI Verification Engineer — UVM/SystemVerilog
Senior VLSI Verification Engineer — UVM/SystemVerilog

Oho Group Ltd • Austin (TX)

On-site
USD 100,000 - 140,000
Compelling equity options
Design Verification Engineer - ASIC/SoC & RTL Expert
Design Verification Engineer - ASIC/SoC & RTL Expert

Emonics LLC • Chicago (IL)

On-site
USD 80,000 - 120,000
Associate Design Verification Engineer - UVM SystemVerilog
Associate Design Verification Engineer - UVM SystemVerilog

Millennium Software and Staffing Inc • San Jose (CA)

On-site
USD 70,000 - 100,000
Senior ASIC Verification Engineer - UVM & SystemVerilog
Senior ASIC Verification Engineer - UVM & SystemVerilog

Mogi I/O : OTT/Podcast/Short Video Apps for you • Bastrop (TX)

On-site
USD 160,000 - 180,000
Senior Design Verification Engineer (SoC/UVM, Remote)
Senior Design Verification Engineer (SoC/UVM, Remote)

Triple Crown • California (MO)

Remote
USD 120,000 - 180,000
Health insurance
Dental insurance
Vision insurance
+1
ASIC Verification Engineer
ASIC Verification Engineer

Mogi I/O : OTT/Podcast/Short Video Apps for you • Bastrop (TX)

On-site
USD 160,000 - 180,000
ASIC Design Verification Engineer - IP & DV Architect
ASIC Design Verification Engineer - IP & DV Architect

Advanced Micro Devices • Austin (TX)

On-site
USD 100,000 - 130,000