CPU Timing & STA Automation Engineer — RSU Eligible

Qualcomm

Austin (TX)

On-site

USD 122,500 - 183,700

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Competitive discretionary bonus program
Annual RSU grant opportunities
Comprehensive benefits

Job summary

Qualcomm is seeking a CPU Physical Design Timing Engineer to define and drive CPU timing closure for Oryon CPU Cores in Austin, Texas. The role involves working with talented engineers to develop timing constraints and implement methodologies across multiple CPU projects.

The ideal candidate will have a Bachelor’s degree in Electrical Engineering or related fields and a strong skill set in STA tools. Competitive pay range is $122,500 - $183,700 with additional benefits.

Qualifications

  • 2+ years of related work experience for Bachelor's degree.
  • 1+ year for Master's degree or PhD in same field.
  • Willingness to work in a cross-collaborative environment.

Responsibilities

  • Drive CPU timing closure for Oryon CPU Cores.
  • Conduct STA setup, convergence, reviews and signoff.
  • Perform timing analysis, validation and debug across multiple conditions.
  • Run Primetime and/or Tempus for STA flow optimization.
  • Propose solutions for timing miscorrelation.

Skills

Excellent automation skills using TCL/Perl/Python
Experience in framework/tool/utility development preferred
Strong expertise in STA timing analysis basics
Hands-on experience with STA tools – Prime-time, Tempus
In-depth knowledge of crosstalk noise

Education

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science or related field
Master's degree in same field
PhD in same field

Tools

STA tools – Prime-time, Tempus
ICC, Innovus

Job description

Qualcomm is seeking a CPU Physical Design Timing Engineer to define and drive CPU timing closure for Oryon CPU Cores in Austin, Texas. The role involves working with talented engineers to develop timing constraints and implement methodologies across multiple CPU projects.

The ideal candidate will have a Bachelor’s degree in Electrical Engineering or related fields and a strong skill set in STA tools. Competitive pay range is $122,500 - $183,700 with additional benefits.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

CPU Physical Design Timing Engineer (Austin, TX)
CPU Physical Design Timing Engineer (Austin, TX)

Qualcomm • Austin (TX)

On-site
USD 122,000 - 184,000
Competitive discretionary bonus program
Annual RSU grant opportunities
Comprehensive benefits
CPU Timing Closure Engineer for Oryon Cores
CPU Timing Closure Engineer for Oryon Cores

Qualcomm • Santa Clara (CA)

On-site
USD 142,200 - 213,400
Discretionary bonus
RSU grants
Competitive benefits
CPU Server Physical Design Timing Engineer
CPU Server Physical Design Timing Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 142,200 - 213,400
Discretionary bonus
RSU grants
Competitive benefits
Senior CPU Physical Design Engineer - PPA & Timing Lead
Senior CPU Physical Design Engineer - PPA & Timing Lead

Qualcomm • San Diego (CA)

On-site
USD 211,000 - 318,000
Annual discretionary bonus
RSU grants
Comprehensive benefits package
Implementation Timing / STA Design Engineer
Implementation Timing / STA Design Engineer

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
Competitive annual discretionary bonus program
Opportunity for annual RSU grants
Comprehensive benefits package
CPU Integration CAD Engineer — RSU Eligible
CPU Integration CAD Engineer — RSU Eligible

Qualcomm • Austin (TX)

On-site
USD 167,000 - 251,000
Annual discretionary bonus program
Opportunity for annual RSU grants
CPU STA CAD Engineer
CPU STA CAD Engineer

Socket.dev • Santa Clara (CA)

On-site
USD 199,000 - 298,000
High-Performance CPU Design Engineer
High-Performance CPU Design Engineer

Qualcomm • Austin (TX)

On-site
USD 122,500 - 183,700
Annual discretionary bonus program
RSU grants
Comprehensive benefits package
STA Design Engineer: Power-Aware Timing & SoC Closure
STA Design Engineer: Power-Aware Timing & SoC Closure

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
Competitive annual discretionary bonus program
Opportunity for annual RSU grants
Comprehensive benefits package
STA Engineer
STA Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 153,000 - 230,000