Implementation Timing / STA Design Engineer

Qualcomm

San Diego (CA)

Sur place

USD 140 000 - 210 000

Plein temps

14 jours+

Une candidature complète en une minute

Un CV et une lettre de motivation personnalisés, prêts à envoyer.

Passez les filtres ATS

Avantages offerts par ce poste

Competitive annual discretionary bonus program
Opportunity for annual RSU grants
Comprehensive benefits package

Résumé du poste

Qualcomm is seeking skilled engineers to join its SoC Implementation Team in San Diego, California, focusing on timing constraints development, power analysis, and static timing analysis for premium-tier chips.

The ideal candidate will have a relevant degree and at least 2 years of experience. The position offers a pay range of $140,000.00 to $210,000.00, alongside a competitive benefits package.

Qualifications

  • 4+ years of ASIC design, verification, validation, integration, or related work experience.
  • 3+ years of ASIC design, verification, validation, integration, or related work experience for Master's.
  • 2+ years of ASIC design, verification, validation, integration, or related work experience for PhD.

Responsabilités

  • Develop constraints for physical power-aware synthesis and signoff with static timing analysis.
  • Collaborate with design teams to identify timing requirements and bottlenecks.
  • Generate and validate clock domain crossing and design constraints for timing closure.

Connaissances

Timing constraints development
Power analysis
Static timing analysis (STA)
Proficient with Primetime
Scripting skills in Tcl
Scripting skills in Perl
Scripting skills in Python

Formation

Bachelor's degree in Science, Engineering, or related field
Master's degree in Science, Engineering, or related field
PhD in Science, Engineering, or related field

Description du poste

Overview

Qualcomm Technologies, Inc. is a leading technology innovator pushing the boundaries of what's possible to enable next-generation experiences and drive communication and data processing transformation to help create a smarter, connected future for all.

The Qualcomm's SoC Implementation Team is looking for skilled engineers to focus on timing constraints development, power analysis, static timing analysis (STA), and timing closure for premium-tier chips. This is an excellent opportunity to join the Snapdragon implementation team, which is responsible for SoCs in sub-3nm nodes across mobile, AI, and automotive sectors. Candidates should have at least 2 years of experience and be proficient with tools such as Primetime, Fishtail/TCM. Scripting skills in Tcl, Perl, or Python are also desirable.

Principal Duties and Responsibilities
  • Develop constraints for physical power-aware synthesis, setup for various modes/corners and low-power multi-voltage domain crossings, and signoff with static timing analysis.
  • Collaborate closely with RTL design and physical design teams to identify timing requirements and bottlenecks.
  • Generate, review, and validate clock domain crossing and design constraints to achieve timing closure of complex SoC cores.
  • Review and integrate HM constraints into SoC and ensure correlation between HM and SoC timing.
  • Analyze timing across modes and corners, understand concepts like path pessimism and margins.
Minimum Qualifications
  • Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.
  • Master's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience.
  • PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
Pay and Benefits

Pay range: $140,000.00 - $210,000.00.

In addition to a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for the annual bonus), Qualcomm offers a highly competitive benefits package designed to support your success at work, at home, and at play.

EEO Statement

Qualcomm is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

CPU Physical Design Timing Engineer
CPU Physical Design Timing Engineer

Qualcomm • Santa Clara (CA)

Sur place
USD 199 000 - 298 000
CPU Physical Design Timing Engineer (Austin, TX)
CPU Physical Design Timing Engineer (Austin, TX)

Qualcomm • Austin (TX)

Sur place
USD 122 500 - 183 700
Competitive discretionary bonus program
Annual RSU grant opportunities
Comprehensive benefits
CPU Server Physical Design Timing Engineer
CPU Server Physical Design Timing Engineer

Qualcomm • Santa Clara (CA)

Sur place
USD 142 200 - 213 400
Discretionary bonus
RSU grants
Competitive benefits
Engineer-Staff Austin, Texas, United States of America ASICS Engineering
Engineer-Staff Austin, Texas, United States of America ASICS Engineering

QUALCOMM, Inc. • Austin (TX)

Sur place
USD 140 000 - 210 000
SOC Power/Limits Architect
SOC Power/Limits Architect

QUALCOMM, Inc. • San Diego (CA)

Sur place
USD 146 000 - 218 000
Discretionary bonus
RSU grants
Benefits package
CPU Physical Design Timing Engineer Santa Clara, California, United States of America CPU Engineering Posted a day ago
CPU Physical Design Timing Engineer Santa Clara, California, United States of America CPU Engineering Posted a day ago

QUALCOMM, Inc. • Santa Clara (CA)

Hybride
USD 199 000 - 298 000
Annual bonus
RSU grants
Benefits package
Physical Design (Multiple levels)
Physical Design (Multiple levels)

Qualcomm • San Diego (CA)

Sur place
USD 116 000 - 173 000
ASIC DTCO, Timing and Technology Engineer
ASIC DTCO, Timing and Technology Engineer

Qualcomm • San Diego (CA)

Sur place
USD 140 000 - 210 000
SoC Design and Integration Engineer
SoC Design and Integration Engineer

QUALCOMM, Inc. • San Diego (CA)

Sur place
USD 122 000 - 183 000
Annual discretionary bonus
RSU grants
Benefits package
Engineer-Staff
Engineer-Staff

QUALCOMM, Inc. • Austin (TX)

Sur place
USD 140 000 - 210 000
Annual discretionary bonus
Annual RSU grants
Competitive benefits