Chip Lead: Digital Design & RTL Architect

Micron Technology

Boise (ID)

On-site

USD 180,000 - 260,000

Full time

10 days ago

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Micron benefits package

Job summary

Micron Technology is seeking a Principal Digital Design Engineer / Chip Lead to own chip architecture, integrate hard and soft IP, and drive high‑speed interface innovations from architecture to tape‑out. You will lead a senior team with world‑class analog and digital design experience, guiding verification and physical design across the tape‑out process.

The role requires deep SystemVerilog expertise, leadership in timing and synthesis, and a proven track record of successful tape‑outs within a

Qualifications

  • BS, MS, or PhD in Electrical or Computer Engineering or related field.
  • 10+ years of ASIC/digital design with at least one tape-out in a lead role.
  • Expert-level SystemVerilog RTL design and coding best practices.
  • Experience with Synthesis and STA tools and methods.
  • Ability to lead small teams and own design decisions.
  • Proven collaboration with DV and verification teams.

Responsibilities

  • Define top-level chip architecture and block integration.
  • Author and maintain synthesizable RTL for control blocks and top-level integration.
  • Lead timing closure and clock-domain crossing strategies.
  • Synthesize and optimize across design blocks for PPA targets.
  • Coordinate verification plans and constraint-driven verification.
  • Define interfaces between PHY hard macros and soft IP, manage IP integration.
  • Own tape-out checklist and cross-functional handoff to foundry.
  • Create architecture specifications and interface control documents.

Skills

SystemVerilog RTL design
Synthesis (DC Genus)
Static timing analysis
CDC analysis tools
Verification planning & coverage
IP integration
Tape-out ownership
Strong written communication

Education

BS/MS/PhD in Electrical/Computer Engineering

Tools

Synopsys Design Compiler
Cadence Genus
Primetime/Tempus
VCS/Xcelium
Verdi/DVE
SpyGlass/JasperGold CDC

Job description

Micron Technology is seeking a Principal Digital Design Engineer / Chip Lead to own chip architecture, integrate hard and soft IP, and drive high‑speed interface innovations from architecture to tape‑out. You will lead a senior team with world‑class analog and digital design experience, guiding verification and physical design across the tape‑out process.

The role requires deep SystemVerilog expertise, leadership in timing and synthesis, and a proven track record of successful tape‑outs within a

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Chip Lead: Digital Design & RTL Architect
Chip Lead: Digital Design & RTL Architect

Micron Technology • Minneapolis (MN)

On-site
USD 210,000 - 260,000
Chip Lead, Digital Design Architect – High-Speed Interfaces
Chip Lead, Digital Design Architect – High-Speed Interfaces

Micron Technology, Inc • Richardson (TX)

On-site
USD 178,000 - 389,000
Medical, dental, vision plans
Paid time off
Paid holidays
+1
Senior Digital Design Architect & Chip Lead
Senior Digital Design Architect & Chip Lead

Micron Technology, Inc • Boise (ID), Northern (KY)

Hybrid
USD 178,000 - 389,000
Chip Lead: High-Speed Digital Design Architect
Chip Lead: High-Speed Digital Design Architect

Micron Technology • Richardson (TX)

On-site
USD 180,000 - 260,000
Principal Digital Design Engineer / Chip Lead
Principal Digital Design Engineer / Chip Lead

Micron Technology • Minneapolis (MN)

On-site
USD 210,000 - 260,000
Senior Digital Design Engineer: RTL & Low-Power
Senior Digital Design Engineer: RTL & Low-Power

Micron • Richardson (TX)

On-site
USD 120,000 - 180,000
Medical, dental and vision plans
Paid time off
Paid holidays
Principal Digital Design Engineer / Chip Lead
Principal Digital Design Engineer / Chip Lead

Micron Technology • Richardson (TX)

On-site
USD 180,000 - 260,000
Principal Digital Design Engineer / Chip Lead
Principal Digital Design Engineer / Chip Lead

Micron Technology • Boise (ID)

On-site
USD 180,000 - 260,000
Micron benefits package
Senior Digital Design Engineer - RTL Architect & Low-Power
Senior Digital Design Engineer - RTL Architect & Low-Power

Micron Technology • Richardson (TX)

On-site
USD 140,000 - 190,000
Medical, dental, vision plans
Paid time off & holidays
Family leave benefits
Senior Digital IP & RTL Design Engineer
Senior Digital IP & RTL Design Engineer

Micron Technology • Boise (ID)

On-site
USD 120,000 - 180,000
Medical, dental and vision plans
Paid time off
Paid holidays