Chip Lead: High-Speed Digital Design Architect

Micron Technology

Richardson (TX)

On-site

USD 180,000 - 260,000

Full time

4 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Micron Technology is seeking a Principal Digital Design Engineer / Chip Lead in Richardson, TX. You will own architecture, IP integration, and the tape-out process for high-speed interfaces, collaborating with senior analog and digital engineers.

The role requires extensive experience in SystemVerilog RTL, synthesis, STA, CDC analysis, and verification coordination. You will lead a small team, drive design decisions, and shape the roadmap for next‑gen memory/PHY technologies at Micron.

Qualifications

  • BS, MS, or PhD in Electrical Engineering, Computer Engineering, or related field.
  • 10+ years of ASIC/digital design with at least one tape-out in a lead role.
  • Expert-level SystemVerilog RTL design and coding best practices.
  • Strong experience with logic synthesis tools and STA.
  • Proficiency with RTL simulation and waveform debugging tools.
  • Solid understanding of CDC analysis methodologies and tools.
  • Demonstrated IP integration experience.
  • Ability to lead a small team and own outcomes.
  • Strong written communication skills; experience with verification planning.
  • Proficiency in leveraging AI for productivity.

Responsibilities

  • Define top-level chip architecture and integration of hard/soft IP.
  • Author and maintain synthesizable SystemVerilog RTL for control blocks and top-level design.
  • Own chip-level timing constraints and clock-domain strategy.
  • Drive logic synthesis and optimization for PPA targets.
  • Coordinate verification using assertions, coverage, formal methods, and constrained-random.
  • Define interfaces between PHY macros, IP, and internal blocks; manage IP integration.
  • Own tape-out checklist and cross-functional handoff to foundry.
  • Produce architecture and interface specifications for the team.
  • Capture design decisions for future chip generations.

Skills

SystemVerilog RTL design
Logic synthesis
Static timing analysis
CDC analysis tools
Simulation & debug tools
IP integration
Tape-out ownership
Architectural specifications
Technical leadership
AI productivity

Education

Bachelor's/Master's/PhD in Electrical or Computer Engineering

Tools

Synopsys Design Compiler
Cadence Genus
Primetime/Tempus
Synopsys VCS/Xcelium
Verdi/DVE
JasperGold/SpyGlass

Job description

Micron Technology is seeking a Principal Digital Design Engineer / Chip Lead in Richardson, TX. You will own architecture, IP integration, and the tape-out process for high-speed interfaces, collaborating with senior analog and digital engineers.

The role requires extensive experience in SystemVerilog RTL, synthesis, STA, CDC analysis, and verification coordination. You will lead a small team, drive design decisions, and shape the roadmap for next‑gen memory/PHY technologies at Micron.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Chip Lead: Digital Design & RTL Architect
Chip Lead: Digital Design & RTL Architect

Micron Technology • Boise (ID)

On-site
USD 180,000 - 260,000
Micron benefits package
Chip Lead: High-Speed Digital Design & Tape-Out
Chip Lead: High-Speed Digital Design & Tape-Out

Micron Technology, Inc • Boise (ID)

On-site
USD 178,000 - 389,000
Medical, dental and vision plans
Bonus programs
Equity opportunities
+1
Chip Lead: Digital Design & RTL Architect
Chip Lead: Digital Design & RTL Architect

Micron Technology • Minneapolis (MN)

On-site
USD 210,000 - 260,000
Senior Analog Design Architect – High-Speed IP Lead
Senior Analog Design Architect – High-Speed IP Lead

Micron Memory Malaysia Sdn Bhd • Richardson (TX)

On-site
USD 190,000 - 270,000
Senior Digital Design Engineer - RTL Architect & Low-Power
Senior Digital Design Engineer - RTL Architect & Low-Power

Micron Technology • Richardson (TX)

On-site
USD 140,000 - 190,000
Medical, dental, vision plans
Paid time off & holidays
Family leave benefits
Senior Digital IC Implementation & Integration Engineer
Senior Digital IC Implementation & Integration Engineer

Micron • San Jose (CA)

On-site
USD 145,000 - 246,000
Medical plans
Dental plans
Vision plans
+3
Senior Mixed-Signal RTL Design Engineer — SoC & Debug
Senior Mixed-Signal RTL Design Engineer — SoC & Debug

1000 Micron Technology, Inc. • Richardson (TX)

On-site
USD 120,000 - 150,000
Medical, dental, and vision plans
Income protection programs
Paid family leave
+2
Senior Digital IP & RTL Design Engineer
Senior Digital IP & RTL Design Engineer

Micron Technology • Boise (ID)

On-site
USD 120,000 - 180,000
Medical, dental and vision plans
Paid time off
Paid holidays
Principal Digital Design Engineer / Chip Lead
Principal Digital Design Engineer / Chip Lead

Micron Technology • Minneapolis (MN)

On-site
USD 210,000 - 260,000
Senior Digital Physical Design & Integration Engineer
Senior Digital Physical Design & Integration Engineer

Micron Technology • San Jose (CA)

On-site
USD 145,000 - 246,000
Medical plans
Dental plans
Vision plans
+2