ASIC Packaging & SI/PI Hardware Engineer - High-Speed 2.5D

Cisco Systems, Inc

San Jose (CA)

On-site

USD 155,000 - 223,000

Full time

3 days ago
Be an early applicant
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Cisco Silicon One is seeking a Signal and Power Integrity Engineer to help design and verify ASIC packaging for Cisco platforms, based in San Jose, CA.

You will develop design rules for ultra-high-speed signaling, analyze SI/PI, and collaborate with layout, interposer, substrate and PCB teams to meet power and performance goals.

This role requires a degree in EE and 4+ years of SI/PI experience; you must live within commuting distance and be prepared to commute 4-5 days per week.

Qualifications

  • Bachelor's or higher in EE with 4+ years SI/PI experience.
  • Expertise in 56G PAM4 SerDes signaling and BER prediction.
  • Experience with pre- and post-layout SI/PI simulations.
  • Layout reviews and physical validation using Cadence/Ansys tools.
  • SPICE circuit analysis and modeling.

Responsibilities

  • Develop and verify ASIC packaging designs for Cisco platforms.
  • Create rules for ultra-high-speed signaling to meet power/performance/area goals.
  • Analyze substrate SI and PI; collaborate with layout team.
  • Design, document, and develop ASIC packages including post-layout extraction.
  • Collaborate with partners to resolve complex SI/PI issues.

Skills

High-Speed Design
SI/PI Simulation
Layout Review
Circuit Analysis
Transmission Line Theory

Education

Bachelor's in Electrical Engineering
Master's in Electrical Engineering
PhD in Electrical Engineering

Tools

Cadence Sigrity
Ansys HFSS
Keysight ADS
Cadence APD
Ansys EM flows

Job description

Cisco Silicon One is seeking a Signal and Power Integrity Engineer to help design and verify ASIC packaging for Cisco platforms, based in San Jose, CA.

You will develop design rules for ultra-high-speed signaling, analyze SI/PI, and collaborate with layout, interposer, substrate and PCB teams to meet power and performance goals.

This role requires a degree in EE and 4+ years of SI/PI experience; you must live within commuting distance and be prepared to commute 4-5 days per week.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

High-Speed ASIC Packaging & SI/PI Engineer (2.5D)
High-Speed ASIC Packaging & SI/PI Engineer (2.5D)

020 Cisco Systems, Inc. • San Jose (CA)

On-site
USD 155,000 - 223,000
Senior ASIC Packaging SI/PI Engineer (Hybrid)
Senior ASIC Packaging SI/PI Engineer (Hybrid)

Anysilicon • San Jose (CA), Northern (KY)

Hybrid
USD 120,000 - 190,000
ASIC Packaging Signal/Power Integrity Engineer [Hybrid]
ASIC Packaging Signal/Power Integrity Engineer [Hybrid]

Anysilicon • San Jose (CA), Northern (KY)

On-site
USD 120,000 - 190,000
Remote ASIC Packaging SI/PI Lead: High-Speed Hardware
Remote ASIC Packaging SI/PI Lead: High-Speed Hardware

Anysilicon • San Jose (CA), Northern (KY)

Hybrid
USD 150,000 - 210,000
Lead Signal & Power Integrity Architect (Remote)
Lead Signal & Power Integrity Architect (Remote)

Cisco Systems, Inc • San Jose (CA)

Remote
USD 214,000 - 310,000
401(k) matching
Paid parental leave
Health, dental and vision insurance
+1
ASIC Packaging Signal/Power Integrity Hardware Engineering Technical Lead [Remote]
ASIC Packaging Signal/Power Integrity Hardware Engineering Technical Lead [Remote]

Anysilicon • San Jose (CA), Northern (KY)

Remote
USD 150,000 - 210,000
Senior SI/PI Engineer for 2.5D/3D Chip-Package Systems
Senior SI/PI Engineer for 2.5D/3D Chip-Package Systems

Meta • Sunnyvale (CA)

On-site
USD 180,000 - 240,000
Senior Packaging Engineer - SI/PI for High-Speed ASICs
Senior Packaging Engineer - SI/PI for High-Speed ASICs

LitePoint • North Reading (MA)

On-site
USD 175,000 - 281,000
Health and wellness benefits
Paid vacation & holidays
Tuition assistance programs
Senior Silicon Packaging & SI/PI Engineer
Senior Silicon Packaging & SI/PI Engineer

Meta • Menlo Park (CA)

On-site
USD 178,000 - 250,000
SI/PI Packaging Engineer for AI & HPC Chips (2.5D/3D)
SI/PI Packaging Engineer for AI & HPC Chips (2.5D/3D)

Meta Careers • Sunnyvale (CA), Northern (KY)

Hybrid
USD 180,000 - 300,000