ASIC Logic Design Engineer - High-Performance CPU Cores

Anysilicon

Santa Clara (CA)

Hybrid

USD 90,000 - 130,000

Full time

10 days ago
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

NVIDIA is seeking a Logic Design Engineer to join its CPU Logic Design Team in Santa Clara. You will own a unit on the chip, write high-performance RTL, and contribute to interconnect networks, caches, and timing closure.

The role requires a BS/MS in EE/CE/CS, experience in processor or high-performance designs, and a strong background in Verilog and ASIC design flow. Collaboration with verification and implementation teams is essential.

Qualifications

  • Recent graduate with a BS or MS in Electrical Engineering, Computer Engineering, or Computer Science (or equivalent experience).
  • Experience in processor or high-performance semiconductor designs.

Responsibilities

  • Own and deliver a specific unit on the chip in a timely manner.
  • Write high-performance, low-power RTL code.
  • Conduct synthesis and timing closure processes.
  • Document design specifications and processes.
  • Collaborate with the verification team to ensure unit correctness.
  • Work with implementation teams to meet timing, area, performance, and power goals.
  • Assist in timing closure of super units.

Skills

Verilog
ASIC design flow
RTL design
Timing analysis
DFT
Floor planning

Education

BS or MS in Electrical Engineering, Computer Engineering, or Computer Science

Job description

NVIDIA is seeking a Logic Design Engineer to join its CPU Logic Design Team in Santa Clara. You will own a unit on the chip, write high-performance RTL, and contribute to interconnect networks, caches, and timing closure.

The role requires a BS/MS in EE/CE/CS, experience in processor or high-performance designs, and a strong background in Verilog and ASIC design flow. Collaboration with verification and implementation teams is essential.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Logic Design Engineer – RTL, Timing, Interconnect
ASIC Logic Design Engineer – RTL, Timing, Interconnect

NVIDIA • Santa Clara (CA)

On-site
USD 100,000 - 189,750
Equity
Benefits
Senior Logic Design Engineer – Cache Coherent Interconnects
Senior Logic Design Engineer – Cache Coherent Interconnects

NVIDIA Corporation • Santa Clara (CA)

Hybrid
USD 136,000 - 265,000
ASIC Design Engineer – New College Grad 2026
ASIC Design Engineer – New College Grad 2026

Anysilicon • Santa Clara (CA)

On-site
USD 90,000 - 130,000
Senior Logic Design Engineer, Cache Coherent Interconnects
Senior Logic Design Engineer, Cache Coherent Interconnects

NVIDIA Corporation • Santa Clara (CA)

Hybrid
USD 136,000 - 265,000
Entry-Level CPU ASIC Design Engineer — Equity
Entry-Level CPU ASIC Design Engineer — Equity

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 100,000 - 189,750
Equity
Benefits
Senior CPU Architect: High-Perf RTL
Senior CPU Architect: High-Perf RTL

NVIDIA • California (MO)

On-site
USD 168,000 - 311,000
Equity
Benefits
ASIC Design Engineer: RTL & Microarchitecture, Equity
ASIC Design Engineer: RTL & Microarchitecture, Equity

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 116,000 - 219,000
Equity
Benefits
ASIC Design Engineer - New College Grad 2026
ASIC Design Engineer - New College Grad 2026

NVIDIA • Santa Clara (CA)

On-site
USD 100,000 - 189,750
Equity
Benefits
Senior Physical Design & Timing Engineer for High-Perf Cores
Senior Physical Design & Timing Engineer for High-Perf Cores

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 136,000 - 264,500
CPU Micro-Architect / RTL (Lead & IC Engineers) RTL Design Austin / Santa Clara · Hybrid
CPU Micro-Architect / RTL (Lead & IC Engineers) RTL Design Austin / Santa Clara · Hybrid

NUVACORE, Inc. • Austin (TX), Northern (KY)

Hybrid
USD 180,000 - 240,000