Analog IC Layout Engineer - Impactful Brain-Interface SoC

NeuroTechX

South San Francisco (CA)

On-site

USD 83,000 - 139,000

Full time

37 hours ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Benefits offered by this job

Medical insurance
Paid holidays
Commuter benefits
Meals provided
Equity (RSUs)
401(k) plan
Parental leave
Flexible time off

Job summary

Neuralink in the United States is seeking an Analog IC Layout Engineer to craft layouts for mixed-signal and analog circuits and work with chip designers and engineers on a small, agile team.

You will design amplifiers, filters, data converters, and power management circuits, leveraging 2+ years in analog/mixed-signal layout and FinFET experience, with equity RSUs offered for all full-time employees.

Qualifications

  • 2+ years of experience in analog and mixed-signal IC layout design.
  • 1+ year experience with FinFET technologies.
  • Ability to identify best approach to solving problems.

Responsibilities

  • Craft state-of-the-art layouts for mixed-signal and analog circuits.
  • Review layout floorplans and analyze high-fidelity circuits with engineers.
  • Physically verify custom IC mask layouts (LVS, DRC, ERC).

Skills

Analog layout
FinFET experience
Problem solving

Tools

SKILL
TCL
Shell
C/C++
Python

Job description

Neuralink in the United States is seeking an Analog IC Layout Engineer to craft layouts for mixed-signal and analog circuits and work with chip designers and engineers on a small, agile team.

You will design amplifiers, filters, data converters, and power management circuits, leveraging 2+ years in analog/mixed-signal layout and FinFET experience, with equity RSUs offered for all full-time employees.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Analog IC Layout Engineer
Analog IC Layout Engineer

NeuroTechX • South San Francisco (CA)

On-site
USD 83,000 - 139,000
Medical insurance
Paid holidays
Commuter benefits
+5
Senior Analog IC Design & Verification Engineer
Senior Analog IC Design & Verification Engineer

Neuralink • South San Francisco (CA)

On-site
USD 125,000 - 291,000
Equity (RSUs)
Medical, dental, vision insurance
401(k) plan
Senior Analog IC Design & Verification Engineer (RSU Equity)
Senior Analog IC Design & Verification Engineer (RSU Equity)

Future Ventures • California (MO)

On-site
USD 125,000 - 291,000
Excellent medical, dental, and vision
Equity (RSUs)
Paid holidays
+3
Brain-Machine Interface Analog IC Design Intern
Brain-Machine Interface Analog IC Design Intern

NeuroTechX • South San Francisco (CA)

On-site
USD 40,000 - 57,000
Excellent medical, dental, and vision
Paid holidays
Commuter benefits
+5
Analog Layout Engineer
Analog Layout Engineer

Aimic Inc • San Jose (CA)

On-site
USD 100,000 - 130,000
Comprehensive medical coverage
Dental coverage
Vision coverage
+1
Analog IC Design and Verification Engineer
Analog IC Design and Verification Engineer

Neuralink • South San Francisco (CA)

On-site
USD 125,000 - 291,000
Equity (RSUs)
Medical, dental, vision insurance
401(k) plan
Analog IC Layout Engineer
Analog IC Layout Engineer

Technical-Link N. America • California (MO)

On-site
Analog Layout Engineer
Analog Layout Engineer

Cooperidge Consulting Firm • San Francisco (CA)

On-site
USD 180,000 - 300,000
Competitive hourly wages plus potential quarterly bonuses
Comprehensive health, vision, and dental insurance plans
401(k) retirement plan with company matching contributions
+3
Analog IC Layout Engineer(s)
Analog IC Layout Engineer(s)

Chipright • Town of Norway (WI)

On-site
USD 120,000 - 180,000
Analog IC Design and Verification Engineer
Analog IC Design and Verification Engineer

NeuroTechX • South San Francisco (CA)

On-site
USD 125,000 - 291,000
Medical insurance
Dental insurance
Vision insurance
+7