Physical Verification Sign-off Engineer

MediaTek Research Lab Inc.

Singapore

On-site

SGD 60,000 - 110,000

Full time

6 days ago
Be an early applicant
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

MediaTek Research Lab Inc. is seeking an experienced IC Verification engineer to lead full-chip physical verification sign-off for tape-out. You will collaborate with Place & Route teams to resolve layout integration issues and coordinate with IP owners and the manufacturing team on DRC matters.

The role requires strong scripting skills (Tcl/Perl/C-shell), UNIX/Linux proficiency, and solid problem-solving and analytical abilities. Excellent communication is essential.

Qualifications

  • Bachelor's or Master's degree in Electrical/Electronics Engineering or Computer Science.
  • Familiar with IC design front-to-backend flow.
  • Proficient in Tcl, Perl or C shell scripting.
  • Proficient in UNIX/Linux platforms.
  • Strong communication, problem solving and analytical skills.

Responsibilities

  • Responsible for Full-chip Physical Verification Sign-off (DRC, LVS, ANT, ESD, PERC) for tape-out.
  • Co-work with Place & Route team to resolve full-chip layout integration issues.
  • Coordinates with internal IP owners on IP related issues.
  • Coordinates with Manufacturing Team on DRC related issues.
  • Provide automation solutions to improve efficiency in tape-out flow.
  • Report on tapeout issues.

Skills

IC design flow
Scripting Tcl/Perl/C-shell
UNIX/Linux proficiency
Communication skills
Problem solving
Analytical skills

Education

Bachelor/Masters in Electrical/Electronics Eng or CS

Tools

Calibre
Assura
Star-RCXT

Job description

Main Responsibilities
  • Responsible for Full-chip Physical Verification Sign-off in the area of (DRC, LVS, ANT, ESD, PERC) for tape-out.
  • Co-work with Place & Route team to resolve full-chip layout integration issues.
  • Coordinates with internal IP owners on IP related issues.
  • Coordinates with Manufacturing Team on DRC related issues.
  • Provide automation solutions to improve efficiency in tape-out flow.
  • Report on tapeout issues
Main Requirements and Qualifications
  • Bachelor/Masters Degree in Electrical/Electronics Engineering / Computer Science
  • Familiar with IC Design front-to-backend flow
  • Preferably well-versed in Calibre, Assura, Star-RCXT
  • Proficient in script programming, such as, Tcl, Perl or C-shell
  • Proficient in UNIX (Linux) platforms
  • Strong communication skills, problem solving and analytical skills
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Physical Verification Sign-off Engineer
Physical Verification Sign-off Engineer

Mediatek Singapore Pte Ltd • Singapore

On-site
SGD 100,000 - 140,000
Full-Chip Physical Verification Sign-off Engineer
Full-Chip Physical Verification Sign-off Engineer

Mediatek Singapore Pte Ltd • Singapore

On-site
SGD 100,000 - 140,000
Full-Chip PVS Engineer: Tape-Out Automation & Sign-off
Full-Chip PVS Engineer: Tape-Out Automation & Sign-off

MediaTek Research Lab Inc. • Singapore

On-site
SGD 60,000 - 110,000
[2027 Internship] Physical Verification Software CAD Intern
[2027 Internship] Physical Verification Software CAD Intern

Mediatek Singapore Pte Ltd • Singapore

On-site
SGD 13,000 - 20,000
Chip Physical Verification CAD Intern – Design & Automation
Chip Physical Verification CAD Intern – Design & Automation

Mediatek Singapore Pte Ltd • Singapore

On-site
SGD 13,000 - 20,000
Physical Design Engineer
Physical Design Engineer

BITMAIN • Singapore

On-site
SGD 120,000 - 170,000
Physical Design Engineer
Physical Design Engineer

RICORE TECHNOLOGY PTE. LTD. • Singapore

On-site
SGD 90,000 - 150,000
Staff Engineer, Technical Manager (Design Verification)
Staff Engineer, Technical Manager (Design Verification)

PERSOL SINGAPORE PTE. LTD. • Singapore

On-site
SGD 120,000 - 180,000
Senior / Analog Layout Engineer
Senior / Analog Layout Engineer

AUREXIS TECH PTE. LTD. • Singapore

On-site
SGD 60,000 - 100,000
Design Verification Engineer
Design Verification Engineer

Realtek Singapore Private Limited • Singapore

On-site
SGD 90,000 - 130,000