ISP RTL Design Engineer

OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD.

Singapore

On-site

SGD 60,000 - 80,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. is seeking a skilled engineer to implement ISP Algorithms into hardware using Verilog, SystemVerilog, and/or SystemC. The ideal candidate will have a minimum of a Master’s or Bachelor’s degree in Electrical Engineering, experience in RTL and C/C++ programming, strong debugging skills, and excellent communication abilities. The role includes optimizing design for efficiency and collaborating with the ISP Algorithm team in Singapore.

Qualifications

  • Minimum MSEE, or BSEE, or related/equivalent discipline.
  • Experience in RTL, C/C++ programming and verification.
  • Strong debugging and problem-solving skills.
  • Good communication and interpersonal skills.
  • Results-oriented and adaptable to changes.
  • C++/SystemC knowledge with High Level Synthesis experience is a plus.
  • Experience in CMOS Image Sensor is a plus.

Responsibilities

  • Implement ISP Algorithm into HW using Verilog, SystemVerilog and/or SystemC.
  • Verify Logic at ISP level and Digital System level.
  • Optimize Design for less gate count and low power consumption.
  • Drive ISP Design activities in close collaboration with ISP Algorithm Team.

Skills

RTL programming
C/C++ programming
Debugging skills
Interpersonal skills
Adaptability

Education

Minimum MSEE or BSEE

Tools

Verilog
SystemVerilog
SystemC

Job description

Responsibilities
  • Responsible for implementing ISP Algorithm into HW using Verilog, SystemVerilog and/or SystemC (High Level Synthesis)
  • Verify Logic at ISP level and Digital System level
  • Optimize Design for less gate count and low power consumption
  • Drive ISP Design activities in close collaboration with ISP Algorithm Team
Requirements
  • Minimum MSEE, or BSEE, or related/equivalent discipline
  • Experience / knowledge in RTL, C/C++ programming and verification
  • Strong debugging and problem-solving skills
  • Good communication and interpersonal skills
  • Results-oriented and adaptable to changes
  • C++/SystemC knowledge with High Level Synthesis experience is a plus.
  • Experience / knowledge in CMOS Image Sensor is a plus
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ISP RTL Design Engineer - Low-Power HW & Verification
ISP RTL Design Engineer - Low-Power HW & Verification

OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. • Singapore

On-site
SGD 60,000 - 80,000
Staff Digital IC Design Engineer
Staff Digital IC Design Engineer

ZERRO POWER SYSTEMS PTE. LTD. • Singapore

On-site
SGD 75,000 - 95,000
Senior Design Engineer (Digital CMOS IC Design/ RTL)
Senior Design Engineer (Digital CMOS IC Design/ RTL)

Achieve Group • Singapore

On-site
SGD 120,000 - 190,000
(Sr./Staff) ASIC Design Engineer
(Sr./Staff) ASIC Design Engineer

OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. • Singapore

On-site
SGD 70,000 - 90,000
Logic Design Engineer
Logic Design Engineer

BITMAIN • Singapore

On-site
SGD 90,000 - 140,000
Lead engineer-Design verification
Lead engineer-Design verification

Uni Connect • Singapore

On-site
SGD 80,000 - 120,000
SOC Design Engineer
SOC Design Engineer

MAXLINEAR ASIA SINGAPORE PRIVATE LIMITED • Singapore

On-site
SGD 90,000 - 130,000
(Staff/Sr. Staff) SoC Design Engineer
(Staff/Sr. Staff) SoC Design Engineer

OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. • Singapore

On-site
SGD 80,000 - 120,000
RTL Design Engineer (ASIC/SOC)
RTL Design Engineer (ASIC/SOC)

HKM HR MANAGEMENT PTE. LTD. • Singapore

On-site
SGD 80,000 - 110,000
Design Verification Manager
Design Verification Manager

OMNIVISION • Singapore

On-site
SGD 100,000 - 130,000