ISP RTL Design Engineer

OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD.

Singapore

On-site

SGD 60,000 - 80,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. is seeking a skilled engineer to implement ISP Algorithms into hardware using Verilog, SystemVerilog, and/or SystemC. The ideal candidate will have a minimum of a Master’s or Bachelor’s degree in Electrical Engineering, experience in RTL and C/C++ programming, strong debugging skills, and excellent communication abilities. The role includes optimizing design for efficiency and collaborating with the ISP Algorithm team in Singapore.

Qualifications

  • Minimum MSEE, or BSEE, or related/equivalent discipline.
  • Experience in RTL, C/C++ programming and verification.
  • Strong debugging and problem-solving skills.
  • Good communication and interpersonal skills.
  • Results-oriented and adaptable to changes.
  • C++/SystemC knowledge with High Level Synthesis experience is a plus.
  • Experience in CMOS Image Sensor is a plus.

Responsibilities

  • Implement ISP Algorithm into HW using Verilog, SystemVerilog and/or SystemC.
  • Verify Logic at ISP level and Digital System level.
  • Optimize Design for less gate count and low power consumption.
  • Drive ISP Design activities in close collaboration with ISP Algorithm Team.

Skills

RTL programming
C/C++ programming
Debugging skills
Interpersonal skills
Adaptability

Education

Minimum MSEE or BSEE

Tools

Verilog
SystemVerilog
SystemC

Job description

Responsibilities
  • Responsible for implementing ISP Algorithm into HW using Verilog, SystemVerilog and/or SystemC (High Level Synthesis)
  • Verify Logic at ISP level and Digital System level
  • Optimize Design for less gate count and low power consumption
  • Drive ISP Design activities in close collaboration with ISP Algorithm Team
Requirements
  • Minimum MSEE, or BSEE, or related/equivalent discipline
  • Experience / knowledge in RTL, C/C++ programming and verification
  • Strong debugging and problem-solving skills
  • Good communication and interpersonal skills
  • Results-oriented and adaptable to changes
  • C++/SystemC knowledge with High Level Synthesis experience is a plus.
  • Experience / knowledge in CMOS Image Sensor is a plus
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

(Sr.) ISP RTL Design Manager
(Sr.) ISP RTL Design Manager

OMNIVISION • Singapore

On-site
SGD 80,000 - 120,000
(Sr.) ISP RTL Design Manager
(Sr.) ISP RTL Design Manager

OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. • Singapore

On-site
Confidential
Image Signal Processing (ISP) RTL Design Engineer
Image Signal Processing (ISP) RTL Design Engineer

Uni Connect • Singapore

On-site
SGD 60,000 - 90,000
ISP RTL Design Engineer - Low-Power HW & Verification
ISP RTL Design Engineer - Low-Power HW & Verification

OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. • Singapore

On-site
SGD 60,000 - 80,000
Senior ISP RTL Design Engineer – Low Power Focus
Senior ISP RTL Design Engineer – Low Power Focus

Uni Connect • Singapore

On-site
SGD 60,000 - 90,000
Lead RTL & ISP Design Manager
Lead RTL & ISP Design Manager

OMNIVISION • Singapore

On-site
SGD 80,000 - 120,000
Staff Digital IC Design Engineer
Staff Digital IC Design Engineer

ZERRO POWER SYSTEMS PTE. LTD. • Singapore

On-site
SGD 75,000 - 95,000
RTL Designer
RTL Designer

CURIOUS TEK PTE. LTD. • Singapore

On-site
SGD 120,000 - 180,000
ASIC Design Engineer
ASIC Design Engineer

BLACK SESAME TECHNOLOGIES (SINGAPORE) PTE. LTD. • Singapore

On-site
SGD 90,000 - 120,000
ASIC Design Engineer
ASIC Design Engineer

Black Sesame Technologies (Singapore) Pte Ltd • Singapore

On-site
SGD 90,000 - 140,000