SOC Timing Engineer

Altera; Penang; On-site; MYR 120,000 - 180,000; Full time

Job summary

Altera in Penang, Malaysia is seeking an STA design engineer specializing in timing closure for FPGA/SoC and subsystems. You will perform static timing analysis, derive interface constraints, and sign off on timing with cross-functional teams.

The role collaborates with design, architecture, and physical design teams to drive timing convergence, leveraging PVT knowledge and timing budgets to ensure robust signoff.

Qualifications

• Experience in static timing analysis and using industry-standard EDA tools like PrimeTime/PTPX.
• Good understanding of timing constraints, clocking, PVT etc.
• Tapeout experience including in latest technology 10nm or lower.
• BE/MS/Phd in Electronics/Electrical Engineering with 3+ years’ experience in physical design and timing closure/signoff.

Responsibilities

• Perform timing closure and signoff for FPGA/SoC and Subsystem timing.
• Conduct static timing analysis and derive interface timing constraints for partitions.
• Collaborate with design/architecture for timing convergence and with physical design for timing closure.

Skills

Static timing analysis

Timing constraints

Clocking

PVT

Education

Electronics/Electrical Engineering (BE/MS/PhD)

Tools

Primetime/PTPX

Job description

Job Details:

Job Description:

• As an STA design engineer candidate will be responsible for timing closure and signoff of FPGA/SoC and Subsystem timing.
• Candidate will be involved in static timing analysis, providing/deriving interface timing constraints to partitions and doing final timing signoff.
• Candidate will also work closely with design and architecture team for timing convergence analysis and will also work with physical design team for timing closure

Qualifications:

Experience in Static timing analysis , and industry standard EDA tools like Primetime/PTPX

• Good understanding of timing constraints, clocking, PVT etc

• Should have tapeout experience including in latest technology 10nm or lower

• BE/MS/Phd in Electronics/Electrical Engineering with 3+ Years’ experience in physical design and timing closure/signoff

-Candidate should be strong in communication, problem solving and analytical skill

Job Type:

Regular

Shift:

Shift 1 (Malaysia)

Primary Location:

Penang 15, Penang, Malaysia

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.