Physical Design Engineer – Semicustom Tapeout Specialist

3050 Micron Semiconductor Mexico, S.de R.L. de C.V.

Jalisco

Presencial

MXN 450.000 - 750.000

Jornada completa

14 días+
Generador de candidaturas

A complete application in a minute — tailored resume and cover letter, ready to send.

Supera los filtros ATS

Descripción de la vacante

Micron Technology in Mexico seeks a Physical Design Engineer to drive semi-custom physical implementation from netlist handoff to tapeout, collaborating with cross-functional design, verification and manufacturing teams to optimize design quality and ensure successful product delivery in advanced technology nodes.

You will execute floorplanning, placement, routing, PDN, DRC/LVS, timing analysis, and signoff activities, while addressing timing closure, signal integrity, electromigration, IR drop,

Formación

  • Bachelor's or master's degree in electrical engineering or related field.
  • Experience in VLSI physical design, semiconductor layout or physical implementation.
  • Knowledge of semicustom physical design flows, physical verification tools and advanced technology node methodologies.
  • Understanding of timing closure, PDN build, signal integrity, durability and production feasibility concepts.
  • Strong analytical, problem-solving, communication and collaboration skills.

Responsabilidades

  • Execute the semi-custom physical design flow from netlist handoff through physical verification and tapeout.
  • Develop and maintain floorplans, placement, routing, PDN, and physical design constraints.
  • Perform DRC, LVS, parasitic extraction, and physical signoff activities.
  • Analyze and resolve timing, signal integrity, electromigration, IR drop, reliability, and manufacturability issues.
  • Partner with cross-functional teams to drive design closure, debug issues, and support tapeout readiness.

Conocimientos

VLSI physical design
Semiconductor layout
Physical implementation
Physical design flows
Physical verification tools
Timing closure
PDN design
Signal integrity
Analytical skills

Educación

Bachelor's/Master's in Electrical Engineering

Descripción del empleo

Micron Technology in Mexico seeks a Physical Design Engineer to drive semi-custom physical implementation from netlist handoff to tapeout, collaborating with cross-functional design, verification and manufacturing teams to optimize design quality and ensure successful product delivery in advanced technology nodes.

You will execute floorplanning, placement, routing, PDN, DRC/LVS, timing analysis, and signoff activities, while addressing timing closure, signal integrity, electromigration, IR drop,

Consigue la evaluación confidencial y gratuita de tu currículum.

o arrastra y suelta tu archivo aquí

Similar jobs

Puestos de trabajo similares que vale la pena comparar

Advanced Physical Design Engineer - Tapeout & Signoff
Advanced Physical Design Engineer - Tapeout & Signoff

Micron Technology • Tlaquepaque

Presencial
MXN 420.000 - 660.000
Physical Design Engineer: From Netlist to Tapeout
Physical Design Engineer: From Netlist to Tapeout

Micron Technology, Inc. • Tlaquepaque

Presencial
MXN 360.000 - 720.000
Physical Design Engineer
Physical Design Engineer

Micron Technology, Inc. • Tlaquepaque

Presencial
MXN 360.000 - 720.000
Physical Design Engineer
Physical Design Engineer

Micron Technology • Tlaquepaque

Presencial
MXN 420.000 - 660.000
DRAM & Memory Circuit Design Engineer — Innovate at Scale
DRAM & Memory Circuit Design Engineer — Innovate at Scale

micron • Xalisco

Presencial
MXN 1.200.000 - 1.800.000
DRAM IP Layout Engineer — Precision & Leadership
DRAM IP Layout Engineer — Precision & Leadership

Micron Technology • Tlaquepaque

Presencial
MXN 1.041.124 - 1.388.165
Senior Principal Engineer, Memory Layout & Tapeout
Senior Principal Engineer, Memory Layout & Tapeout

micron • Xalisco

Presencial
MXN 1.800.000 - 3.000.000
DRAM Layout Engineer: VLSI/EDA Design
DRAM Layout Engineer: VLSI/EDA Design

Micron Technology • Tlaquepaque

Presencial
MXN 89.000 - 167.000
DRAM Layout Design Engineer - CAD & Verification
DRAM Layout Design Engineer - CAD & Verification

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 520.471 - 780.707
Medical, dental and vision plans
Paid family leave
Paid time-off program
+1
DRAM IP Layout Intern: Design & Automation
DRAM IP Layout Intern: Design & Automation

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 89.000 - 156.000
Relocation TBD