Design Layout Engineer

Micron Technology, Inc

Tlaquepaque

Presencial

MXN 520.471 - 780.707

Jornada completa

14 días+
Generador de candidaturas

Una candidatura hecha para este puesto de trabajo — un currículum y una carta de presentación adaptados que responden directamente a la oferta.

Supera los filtros ATS

Ventajas ofrecidas por este puesto de trabajo

Medical, dental and vision plans
Paid family leave
Paid time-off program
Paid holidays

Descripción de la vacante

Micron Technology, Inc is seeking a Design Layout Engineer in Tlaquepaque, Jalisco. In this role, you will translate schematics into layouts and ensure that all engineering criteria for DRAM products are met.

You'll use Cadence and Calibre software for design and verification, working closely with design engineers. Ideal candidates will have a Bachelor’s degree in a relevant field and 4+ years of related experience.

Micron offers comprehensive benefits like medical, dental, and paid family leave.

Formación

  • +4 years of experience in Cadence VLE/VXL and Calibre DRC/LVS.
  • Understand and follow verification protocols.

Responsabilidades

  • Design and verify all levels of analog and digital layout.
  • Use computer aided design software.
  • Work with design engineers to floorplan and design layout.

Conocimientos

Cadence VLE/VXL
Calibre DRC/LVS
Layout Design
Analog and Digital Circuit Verification

Educación

Bachelor’s degree in Electrical, Electronics, Mechatronics, Robotics, Biomedical Engineering, or similar

Herramientas

Cadence
Calibre
Virtuoso

Descripción del empleo

Design Layout Engineer

Req ID: JR96596

As a DRAM Engineering Group (DEG) Layout Designer at Micron Technology, Inc. you will be responsible for translating schematics into layout used for the creation of fabrication reticules. You will meet all engineering and process related criteria needed for an assigned DRAM product, organize and prioritize logistics and resource allocations to meet scheduled deadlines, and proactively develop methodologies for issue resolution. In this role you will work with Design and other engineering groups to apply multiple layout techniques for the design and verification of digital and analog circuits.

Responsibilities
  • Design and Verify All Levels of Analog and Digital Layout.
  • Use computer aided design software (e.g., Cadence, Calibre, Virtuoso).
  • Work with Design Engineers to floorplan and design layout.
  • Understand and solve layout effects (ANT, LUP, ESD, etc).
  • Apply custom and/or automated layout techniques to design pitch, array, and peripheral layout for digital and analog circuits.
Minimum Qualifications
  • +4 years of experience in Cadence VLE/VXL and Calibre DRC/LVS.
  • Bachelor’s degree in Electrical, Electronics, Mechatronics, Robotics, Biomedical Engineering, or similar.
  • Understand and follow verification protocols.
Preferred Qualifications
  • Interface with design engineering to understand layout methodology.
  • Possess basic understanding of circuit design.
  • Apply fab process knowledge, including Design for Manufacturing (DFM) and Optical Proximity Correction (OPC).
Benefits

Micron offers a range of medical, dental and vision plans, income protection benefits, paid family leave, a robust paid time‑off program and paid holidays. For additional information regarding the benefit programs available, please see the Benefits Guide posted on Micron Technology’s benefits portal.

Equal Opportunity Employer

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

Consigue la evaluación confidencial y gratuita de tu currículum.

o arrastra y suelta tu archivo aquí

Similar jobs

Puestos de trabajo similares que vale la pena comparar

DRAM Design Technology Layout Engineer
DRAM Design Technology Layout Engineer

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 693.962 - 1.040.943
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program
+1
DRAM Design Technology Layout Engineer Tlaquepaque, Jalisco, Mexico Posted a day ago
DRAM Design Technology Layout Engineer Tlaquepaque, Jalisco, Mexico Posted a day ago

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 350.000 - 550.000
Medical plan
Dental plan
Vision plan
+2
DRAM Layout engineer (Intern)
DRAM Layout engineer (Intern)

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 134.000 - 201.000
DRAM Design Tech Layout Engineer
DRAM Design Tech Layout Engineer

Micron Technology • Tlaquepaque

Presencial
MXN 1.041.124 - 1.388.165
Senior Layout Engineer
Senior Layout Engineer

Micron Technology • Tlaquepaque

Presencial
USD 3259 - 5432
DRAM Design Tech Layout Engineer
DRAM Design Tech Layout Engineer

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 1.214.644 - 1.561.686
Medical, dental, and vision plans
Paid family leave
Paid time-off and holidays
DRAM IP Development Layout (Internship)
DRAM IP Development Layout (Internship)

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 89.000 - 156.000
Relocation TBD
DRAM Layout engineer (Intern)
DRAM Layout engineer (Intern)

Micron Technology • Tlaquepaque

Presencial
MXN 89.000 - 167.000
DRAM Design Technology Layout Engineer
DRAM Design Technology Layout Engineer

micron • Xalisco

Presencial
MXN 670.000 - 1.339.000
DRAM Design Tech Layout Engineer
DRAM Design Tech Layout Engineer

micron • Xalisco

Presencial
MXN 420.000 - 540.000