STA Lead Engineers

ACL Digital

Bengaluru

On-site

INR 800,000 - 1,500,000

Full time

14 days+
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

ACL Digital is looking for a candidate proficient in STA tools like Tempus and PrimeTime, with a strong understanding of timing closure and physical design flow. The ideal applicant will have extensive experience with timing corners and modes, as well as signal integrity issues. Responsibilities include full-chip STA closure and DFT mode signoff. Interested candidates are encouraged to send their CV to sharmila.b@acldigital.com.

Qualifications

  • Deep understanding and experience of STA tool Tempus/PrimeTime/Tweaker/DMSA(PTECO).
  • Knowledge of timing corners/modes, process variations and signal integrity related issues.
  • Experience in timing closure of high frequency blocks & subsystems (Ghz range).
  • Experience in working full-chip STA closure, defining mode requirements and corners for timing closure.
  • Strong understanding of DFT modes requirements for timing signoff.
  • Good understanding of physical design flow and ECO implementation.
  • Strong understanding of SDC constraints, OCV, AOCV, POCV analysis.
  • Strong TCL/scripting knowledge is mandatory.

Skills

STA tool Tempus/PrimeTime/Tweaker/DMSA(PTECO)
Timing corners/modes knowledge
High frequency blocks & subsystems timing closure
Full-chip STA closure
Understanding of DFT modes
Physical design flow and ECO implementation
SDC constraints, OCV, AOCV, POCV analysis
TCL/scripting knowledge

Job description

JD:

  • Deep understating and experience of STA tool Tempus/PrimeTime /Tweaker/ DMSA(PTECO)
  • Knowledge of timing corners/modes, process variations and signal integrity related issues are required
  • Experience in timing closure of high frequency blocks & subsystems (Ghz range )
  • Experience in working full-chip STA closure, defining mode requirements and corners for timing closure.
  • Strong Understanding of DFT modes requirements for timing signoff
  • Good understanding of physical design flow and ECO implementation.
  • Strong understanding of SDC constraints, OCV,AOCV,POCV analysis.
  • Strong TCL/scripting knowledge is mandatory.

Interested can share CV to sharmila.b@acldigital.com

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Lead STA Engineer
Lead STA Engineer

NXP Semiconductors NV • Bengaluru

On-site
INR 2,800,000 - 5,500,000
STA Engineer
STA Engineer

Ambit Semiconductors • Bengaluru

On-site
INR 1,200,000 - 1,600,000
Lead Static Timing Analysis Engineer (STA)
Lead Static Timing Analysis Engineer (STA)

XQwave Pvt Ltd (Formerly Obsidian Solutions Pvt Ltd) • Chennai District

On-site
INR 1,800,000 - 3,000,000
Staff Engineer - STA
Staff Engineer - STA

BITSILICA • Bengaluru

On-site
INR 3,500,000 - 6,500,000
Static Timing Analysis Engineer
Static Timing Analysis Engineer

Ciliconchip Circuit • Bengaluru Urban

On-site
INR 1,200,000 - 1,900,000
STA Engineer
STA Engineer

MosChip • Hyderabad

On-site
INR 1,200,000 - 1,800,000
STA Engineer
STA Engineer

FiniteHR Consulting • Bengaluru

On-site
INR 1,000,000 - 1,500,000
Senior STA Engineer
Senior STA Engineer

Best NanoTech • Bengaluru

On-site
INR 1,500,000 - 2,000,000
Senior Engineer – Static Timing Analysis (STA)
Senior Engineer – Static Timing Analysis (STA)

TylSemi • Bengaluru

On-site
INR 1,500,000 - 2,500,000
Lead STA & Synthesis Engineer
Lead STA & Synthesis Engineer

LeadSOC Technologies Pvt Ltd • Bengaluru

On-site
INR 4,000,000 - 7,000,000