Get more replies from employers
Send a job-specific resume in minutes.
CoreIC Technologies in Bengaluru South seeks a Senior Analog Layout Engineer for an on-site role. You will translate analog and mixed-signal schematics into high-quality layouts, manage floorplanning, and ensure designs meet performance, reliability, and area targets.
You will collaborate with circuit design, digital design, verification, and physical design teams, review layout intent, and support tape-out and post-silicon debugging as needed.
CoreIC Technologies is a specialized engineering partner focused on Semiconductor, Embedded Systems, and Digital Engineering solutions. The company supports clients in accelerating innovation, scaling engineering teams, and improving product delivery speed and quality. With expertise spanning advanced chip design, cloud-native platforms, data and AI engineering, and cloud & DevOps, CoreIC Technologies brings deep domain knowledge to complex technical programs. Teams rely on CoreIC to remove delivery bottlenecks, accelerate releases, and keep critical initiatives on track without waiting for lengthy hiring cycles. CoreIC also emphasizes quality and security through robust QA, performance testing, and cloud security practices.
The Senior Analog Layout Engineer is a full-time, on-site role based in Bengaluru South. This position is responsible for translating analog and mixed-signal circuit schematics into high-quality, manufacturable layouts that meet performance, reliability, and area targets. Day-to-day activities include floorplanning, transistor-level placement, routing of sensitive analog nodes, device matching, and adherence to foundry design rules and ESD/EM requirements. The engineer collaborates closely with circuit design teams to review layout intent, perform layout-versus-schematic (LVS) and design rule checks (DRC), and iterate to optimize noise, parasitics, and yield. The role also involves participating in design reviews, documenting layout constraints and guidelines, mentoring junior layout engineers, and supporting tape-out and post-silicon debug as needed.