SCAN DFT, ATPG, Diagnostic, Coverage Analysis (BB612FT RM 4438)

Source-Right

Bengaluru

Presencial

INR 3.000.000 - 6.000.000

Jornada completa

Hace 2 días
Sé de los primeros/as/es en solicitar esta vacante
Generador de candidaturas

No envíes un currículum genérico — crea un currículum y una carta de presentación adaptados a este puesto concreto.

Supera los filtros ATS

Descripción de la vacante

Source-Right is seeking an experienced DFT engineer for high-performance chip designs focusing on scan-based logic test, memory test and repair, boundary scan, and high-speed interface testing. You will develop DFT methodologies and coordinate with front-end and back-end teams to integrate features.

You will use industry-standard tools for DFT implementation, pattern generation, simulation and verification, and help with ATE pattern delivery and silicon bring-up.

Formación

  • 8-15 years of experience in DFT/DFD flows and methodologies.
  • Experience with DFT/DFD/DFM techniques.
  • Proficient in scan insertion, ATPG, MBIST, JTAG, Scan Compression and at-speed test.
  • Strong knowledge of IEEE test standards (1149.10, 1149.6, 1500, 1687) and test formats (BSDL, ICL, PDL, STIL, CTL).
  • Extensive experience with industry-standard simulation, ATPG and MBIST tools.
  • Knowledge of defect types, fault models and low power design methodologies.
  • Experience with timing constraints and STA for test modes.
  • Experience in DFT verification and GLS, SDF simulations.
  • Experience in silicon bring-up, debug and validation of DFT features on ATE.
  • Experience with scripting languages like Python, Perl, Tcl to automate flows is a plus.

Responsabilidades

  • Develop DFT methodology and flows and integrate new DFT features into design.
  • Work with front-end design to flush DFT features into the design and document DFT architecture.
  • Use industry-standard tools for DFT implementation, pattern generation, simulation and verification of DFT features.
  • Interface with back-end timing and physical design teams and with PDTE on ATE pattern delivery and silicon bring-up.

Conocimientos

DFT/DFD flows
ATPG
MBIST
JTAG
IEEE test standards
Pattern generation
Python Perl TCL

Educación

Bachelor’s/Master’s in Electrical Engineering

Herramientas

Industry standard simulation tools
ATPG tools
MBIST tools

Descripción del empleo

Position: SCAN DFT, ATPG, Diagnostic, Coverage Analysis (BB612FT RM 4438)

Job Responsibilities

The DFT Engineer is responsible for Hardware Design-For-Test (DFT) activities for high-performance chip designs to enable efficient high-coverage Test. This includes scan-based logic test, memory test and repair, boundary scan, and high-speed interface testing. The engineer will develop appropriate DFT methodology and flows, and work with the front-end design team to integrate and flush new DFT features & methodologies into the design and document the DFT architecture. The engineer will work on Industry-standard tools for DFT implementation, Pattern generation, Simulation and verification of the DFT features. The engineer will interface with the back-end team on timing, physical design and with the PDTE team on ATE pattern delivery & ATE silicon bring up.

Requirements
  • Bachelor’s/Master’s degree in Electrical Engineering or equivalent practical experience 8-15 years of experience in DFT/DFD flows and methodologies.
  • Experience with DFT/DFD/DFM technique.
  • Well-versed in scan insertion, ATPG, MBIST, JTAG, Scan Compression and at-speed test.
  • Strong fundamental knowledge of various Test standards (IEEE 1149.10, 1149.6, 1500, 1687) and test formats (BSDL, ICL, PDL, STIL, CTL)
  • Extensive experience with industry standard simulation, ATPG and MBIST tools
  • Knowledge of defect types, fault models and low power design methodologies
  • Knowledge of timing constraints and STA for test modes
  • Experience in DFT related verification and GLS,, SDF simulations
  • Experience in silicon bring-up, debug, and validation of DFT features on ATE, debugging ATPG patterns, Compressed ATPG patterns, MBIST and JTAG related issues
  • Experience in DFT pattern delivery, silicon bring-up, debug and validation fo DFT features on ATE.
  • Experience with scripting languages like Python, Perl, skill, tcl or equivalent to automate flows is a plus.
  • Willingness to learn new skills and apply new technologies.
  • Strong communication skills and the ability to collaborate in a global team is essential.
  • Self-motivated, ability to work independently and excel in a team environment
Consigue la evaluación confidencial y gratuita de tu currículum.

o arrastra y suelta tu archivo aquí

Similar jobs

Puestos de trabajo similares que vale la pena comparar

DFT Engineer
DFT Engineer

Kairos Technologies • Bengaluru

Presencial
INR 3.000.000 - 6.000.000
Lead DFT Engineer
Lead DFT Engineer

LanceSoft, Inc. • Bengaluru

Presencial
INR 350.000 - 550.000
DFT Engineer
DFT Engineer

Nxtwavesemi • India

Presencial
INR 900.000 - 1.300.000
DFT Engineer
DFT Engineer

SmartSoC Solutions Pvt Ltd • Bengaluru

Presencial
INR 1.800.000 - 3.000.000
DFT (Design for Testability) Engineer
DFT (Design for Testability) Engineer

Central Business Solutions, Inc • Bengaluru

Presencial
INR 1.200.000 - 2.400.000
Senior Dft Engineer
Senior Dft Engineer

Exiger Technologies • Bengaluru

Presencial
INR 1.500.000 - 2.500.000
Sr. DFT Lead
Sr. DFT Lead

Texas Instruments • Bengaluru

Presencial
INR 3.500.000 - 7.000.000
DFT Engineer | Noida | 5+
DFT Engineer | Noida | 5+

Erbity • Ahmedabad District

Presencial
INR 900.000 - 1.500.000
DFT Engineer
DFT Engineer

Erbity • Dadri

Presencial
INR 1.800.000 - 2.800.000
Senior Staff Engineer – DFT
Senior Staff Engineer – DFT

LeadSOC Technologies Pvt Ltd • Bengaluru

Presencial
INR 4.500.000 - 7.000.000